Total properties:
12
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16237102
|
Filing Dt:
|
12/31/2018
|
Publication #:
|
|
Pub Dt:
|
07/02/2020
| | | | |
Title:
|
METHODS AND APPARATUS FOR SIMILAR DATA REUSE IN DATAFLOW PROCESSING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2023
|
Application #:
|
16237610
|
Filing Dt:
|
04/30/2019
|
Publication #:
|
|
Pub Dt:
|
02/06/2020
| | | | |
Title:
|
HARDWARE ARCHITECTURE FOR ACCELERATING ARTIFICIAL INTELLIGENT PROCESSOR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16237612
|
Filing Dt:
|
12/31/2018
|
Publication #:
|
|
Pub Dt:
|
02/20/2020
| | | | |
Title:
|
DATA READING METHOD BASED ON VARIABLE CACHE LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2022
|
Application #:
|
16237613
|
Filing Dt:
|
12/31/2018
|
Publication #:
|
|
Pub Dt:
|
02/06/2020
| | | | |
Title:
|
DATA REUSE METHOD BASED ON CONVOLUTIONAL NEURAL NETWORK ACCELERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2020
|
Application #:
|
16237616
|
Filing Dt:
|
12/31/2018
|
Publication #:
|
|
Pub Dt:
|
02/06/2020
| | | | |
Title:
|
Hierarchical Sparse Tensor Compression Method in Artificial Intelligent Devices
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16237617
|
Filing Dt:
|
12/31/2018
|
Publication #:
|
|
Pub Dt:
|
02/06/2020
| | | | |
Title:
|
METHOD AND APPARATUS FOR DESIGNING FLEXIBLE DATAFLOW PROCESSOR FOR ARTIFICIAL INTELLIGENT DEVICES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16237618
|
Filing Dt:
|
12/31/2018
|
Publication #:
|
|
Pub Dt:
|
02/06/2020
| | | | |
Title:
|
Methods and Apparatus of Core Compute Units in Artificial Intelligent Devices
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16281052
|
Filing Dt:
|
02/20/2019
|
Publication #:
|
|
Pub Dt:
|
08/20/2020
| | | | |
Title:
|
CONSTANT SCALAR REGISTER ARCHITECTURE FOR ACCELERATION OF DELAY SENSITIVE ALGORITHM
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16281054
|
Filing Dt:
|
02/20/2019
|
Publication #:
|
|
Pub Dt:
|
08/20/2020
| | | | |
Title:
|
ENHANCED SCALAR VECTOR DUAL PIPELINE ARCHITECTURE WITH CROSS EXECUTION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16281055
|
Filing Dt:
|
02/20/2019
|
Publication #:
|
|
Pub Dt:
|
08/20/2020
| | | | |
Title:
|
LOCATION AWARE MEMORY WITH VARIABLE LATENCY FOR ACCELERATING SERIALIZED ALGORITHM
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16281056
|
Filing Dt:
|
02/20/2019
|
Publication #:
|
|
Pub Dt:
|
08/20/2020
| | | | |
Title:
|
CRYPTO ENGINE AND SCHEDULING METHOD FOR VECTOR UNIT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16281086
|
Filing Dt:
|
02/20/2019
|
Publication #:
|
|
Pub Dt:
|
08/20/2020
| | | | |
Title:
|
SCALAR UNIT WITH HIGH PERFORMANCE IN CRYPTO OPERATION
|
|