Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 052692/0347 | |
| Pages: | 3 |
| | Recorded: | 05/18/2020 | | |
Attorney Dkt #: | ALI-A25660US |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2022
|
Application #:
|
16875827
|
Filing Dt:
|
05/15/2020
|
Publication #:
|
|
Pub Dt:
|
11/18/2021
| | | | |
Title:
|
MEMORY-MAPPED TWO-DIMENSIONAL ERROR CORRECTION CODE FOR MULTI-BIT ERROR TOLERANCE IN DRAM
|
|
Assignee
|
|
|
FOURTH FLOOR, ONE CAPITAL PLACE, |
P. O. BOX 847 |
GEORGE TOWN, GRAND CAYMAN, CAYMAN ISLANDS |
|
Correspondence name and address
|
|
SHUN YAO
|
|
PARK, VAUGHAN, FLEMING & DOWLER LLP
|
|
2800 FIFTH STREET, SUITE 110
|
|
DAVIS, CA 95618
|
Search Results as of:
05/26/2024 03:00 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|