Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 027247/0349 | |
| Pages: | 2 |
| | Recorded: | 11/17/2011 | | |
| Attorney Dkt #: | CPAOP017 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13321059
|
Filing Dt:
|
11/17/2011
|
|
Publication #:
|
|
Pub Dt:
|
01/10/2013
| | | | |
|
Title:
|
Method for Manufacturing Full Silicide Metal Gate Bulk Silicon Multi-Gate Fin Field Effect Transistors
|
|
|
Assignee
|
|
|
|
|
| NO. 3, BEITUCHENG WEST ROAD |
| CHAOYANG DISTRICT |
| BEIJING, CHINA 100029 |
|
|
Correspondence name and address
|
| |
ALBERT PENILLA
|
| |
710 LAKEWAY DRIVE, SUITE 200
|
| |
SUNNYVALE, CA 94085
|
Search Results as of:
05/24/2024 12:48 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
