Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 017627/0360 | |
| Pages: | 9 |
| | Recorded: | 05/15/2006 | | |
Attorney Dkt #: | SC14081TP |
Conveyance: | RECORD TO CORRECT 3RD ASSIGNEE'S NAME ON ASSIGNMENT DOCUMENTS PREVIOUSLY RECORDED ON REEL 016679, FRAME 0306 |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11148455
|
Filing Dt:
|
06/09/2005
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
Title:
|
METHOD OF FORMING AN INTERLAYER DIELECTRIC
|
|
Assignee
|
|
|
6501 WILLIAM CANNON WEST |
MD: TX32/PL02 |
AUSTIN, TEXAS 78735 |
|
Correspondence name and address
|
|
FREESCALE SEMICONDUCTOR, INC.
|
|
MD: TX32/PL02
|
|
7700 W. PARMER LANE
|
|
AUSTIN, TEXAS 78729
|
Search Results as of:
06/14/2024 12:03 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|