|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
12017742
|
Filing Dt:
|
01/22/2008
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
METHOD FOR ENHANCING FIELD OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12018166
|
Filing Dt:
|
01/22/2008
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
TRENCHED SHIELD GATE POWER SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12020286
|
Filing Dt:
|
01/25/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
Ultra-Thin Semiconductor Package
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
12020855
|
Filing Dt:
|
01/28/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE WITH STACKED DICE FOR A BUCK CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
12020892
|
Filing Dt:
|
01/28/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
MULTIPHASE SYNCHRONOUS BUCK CONVERTER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12024847
|
Filing Dt:
|
02/01/2008
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
Thin Compact Semiconductor Die Packages Suitable for Smart-Power Modules, Methods of Making the Same, and Systems Using the Same
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
12025514
|
Filing Dt:
|
02/04/2008
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR BONDED SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12025798
|
Filing Dt:
|
02/05/2008
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
FOLDED LEADFRAME MULTIPLE DIE PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
12026742
|
Filing Dt:
|
02/06/2008
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
EMBEDDED DIE PACKAGE ON PACKAGE (POP) WITH PRE-MOLDED LEADFRAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12026952
|
Filing Dt:
|
02/06/2008
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
MOLDED PACKAGE ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
12028051
|
Filing Dt:
|
02/08/2008
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
3D SMART POWER MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
12032123
|
Filing Dt:
|
02/15/2008
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
POWER SEMICONDUCTOR DEVICES HAVING TERMINATION STRUCTURES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12032599
|
Filing Dt:
|
02/15/2008
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
METHODS OF MAKING POWER SEMICONDUCTOR DEVICES WITH THICK BOTTOM OXIDE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12035758
|
Filing Dt:
|
02/22/2008
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
HIGH VOLTAGE LDMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12037428
|
Filing Dt:
|
02/26/2008
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
Title:
|
THERMALLY ENHANCED MOLDED LEADLESS PACKAGE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12037471
|
Filing Dt:
|
02/26/2008
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
Title:
|
STACKED DIE MOLDED LEADLESS PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
12038184
|
Filing Dt:
|
02/27/2008
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
POWER TRANSISTOR WITH TRENCH SINKER FOR CONTACTING THE BACKSIDE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12039011
|
Filing Dt:
|
02/28/2008
|
Publication #:
|
|
Pub Dt:
|
08/21/2008
| | | | |
Title:
|
Power Semiconductor Devices with Barrier Layer to Reduce Substrate Up-Diffusion and Methods of Manufacture
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12041546
|
Filing Dt:
|
03/03/2008
|
Publication #:
|
|
Pub Dt:
|
08/21/2008
| | | | |
Title:
|
METHODS OF FORMING INTER-POLY DIELECTRIC (IPD) LAYERS IN POWER SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
12044314
|
Filing Dt:
|
03/07/2008
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
Title:
|
SEMICONDUCTOR DIE PACKAGE INCLUDING EXPOSED CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12046734
|
Filing Dt:
|
03/12/2008
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
Title:
|
SEMICONDUCTOR DIE PACKAGE INCLUDING IC DRIVER AND BRIDGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12046939
|
Filing Dt:
|
03/12/2008
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
Title:
|
SEMICONDUCTOR DIE PACKAGE INCLUDING MULTIPLE SEMICONDUCTOR DICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
12047028
|
Filing Dt:
|
03/12/2008
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
Title:
|
SEMICONDUCTOR DIE PACKAGE INCLUDING EMBEDDED FLIP CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12049788
|
Filing Dt:
|
03/17/2008
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
Title:
|
LDMOS DEVICES WITH IMPROVED ARCHITECTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
12049996
|
Filing Dt:
|
03/17/2008
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
POWER DEVICE WITH TRENCHES HAVING WIDER UPPER PORTION THAN LOWER PORTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
12052135
|
Filing Dt:
|
03/20/2008
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
METHOD OF FORMING TRENCH GATE FETS WITH REDUCED GATE TO DRAIN CHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12052871
|
Filing Dt:
|
03/21/2008
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
METHOD OF MAKING AND DESIGNING LEAD FRAMES FOR SEMICONDUCTOR PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12053707
|
Filing Dt:
|
03/24/2008
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
SIP SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12072259
|
Filing Dt:
|
02/25/2008
|
Title:
|
COMPENSATION NETWORK FOR ERROR AMPLIFIER OF A LOW DROPOUT REGULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
12077463
|
Filing Dt:
|
03/19/2008
|
Title:
|
SAMPLE AND HOLD TECHNIQUE FOR GENERATING AN AVERAGE OF SENSED INDUCTOR CURRENT IN VOLTAGE REGULATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
12077475
|
Filing Dt:
|
03/19/2008
|
Title:
|
REDUCING SOFT START DELAY AND PROVIDING SOFT RECOVERY IN POWER SYSTEM CONTROLLERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
12080274
|
Filing Dt:
|
04/02/2008
|
Title:
|
OPTIMIZING OPERATION OF DC-TO-AC POWER CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
12098546
|
Filing Dt:
|
04/07/2008
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
Title:
|
UN-ASSISTED, LOW-TRIGGER AND HIGH-HOLDING VOLTAGE SCR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12099348
|
Filing Dt:
|
04/08/2008
|
Publication #:
|
|
Pub Dt:
|
10/08/2009
| | | | |
Title:
|
BPSG FILM DEPOSITION WITH UNDOPED CAPPING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12102793
|
Filing Dt:
|
04/14/2008
|
Publication #:
|
|
Pub Dt:
|
10/15/2009
| | | | |
Title:
|
SEMICONDUCTOR DIE PACKAGES WITH MULTIPLE INTEGRATED SUBSTRATES, SYSTEMS USING THE SAME, AND METHODS USING THE SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12102799
|
Filing Dt:
|
04/14/2008
|
Publication #:
|
|
Pub Dt:
|
10/15/2009
| | | | |
Title:
|
Stacked Micro-Module Packages, Systems Using the Same, and Methods of Making the Same
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
12103701
|
Filing Dt:
|
04/15/2008
|
Publication #:
|
|
Pub Dt:
|
10/15/2009
| | | | |
Title:
|
THREE-DIMENSIONAL SEMICONDUCTOR DEVICE STRUCTURES AND METHODS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12103838
|
Filing Dt:
|
04/16/2008
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE WITH STACKED DIE ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
12103878
|
Filing Dt:
|
04/16/2008
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
Title:
|
DICE BY GRIND FOR BACK SURFACE METALLIZED DIES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12104182
|
Filing Dt:
|
04/16/2008
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE WITH LEAD INTRUSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
12106646
|
Filing Dt:
|
04/21/2008
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
METHOD AND DEVICE WITH DURABLE CONTACT ON SILICON CARBIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
12107995
|
Filing Dt:
|
04/23/2008
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
Title:
|
INTEGRATED LOW LEAKAGE SCHOTTKY DIODE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12108435
|
Filing Dt:
|
04/23/2008
|
Title:
|
NON-LINEAR CONTROL TECHNIQUES FOR IMPROVING TRANSIENT RESPONSE TO LOAD CURRENT STEP CHANGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12109293
|
Filing Dt:
|
04/24/2008
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
Title:
|
STRUCTURE AND METHOD FOR SEMICONDUCTOR POWER DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
12109302
|
Filing Dt:
|
04/24/2008
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
Title:
|
TECHNIQUE FOR CONTROLLING TRENCH PROFILE IN SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12112136
|
Filing Dt:
|
04/30/2008
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
Title:
|
METHOD AND CIRCUIT FOR INTERLEAVING, SERIALIZING AND DESERIALIZING CAMERA AND KEYPAD DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12112152
|
Filing Dt:
|
04/30/2008
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
METHOD AND CIRCUIT FOR CHANGING MODES WITHOUT DEDICATED CONTROL PIN
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12112176
|
Filing Dt:
|
04/30/2008
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
METHOD AND CIRCUIT FOR CAPTURING KEYPAD DATA SERIALIZING/DESERIALIZING AND REGENERATING THE KEYPAD INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12114575
|
Filing Dt:
|
05/02/2008
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
STRUCTURE AND METHOD FOR FORMING ACCUMULATION-MODE FIELD EFFECT TRANSISTOR WITH IMPROVED CURRENT CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12115049
|
Filing Dt:
|
05/05/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
MULTI-CHIP DISCRETE DEVICES IN SEMICONDUCTOR PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12115254
|
Filing Dt:
|
05/05/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
METHODS AND DESIGNS FOR LOCALIZED WAFER THINNING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
12118222
|
Filing Dt:
|
05/09/2008
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
SUBSTRATE BASED UNMOLDED PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
12123350
|
Filing Dt:
|
05/19/2008
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
METHODS FOR REDUCING CROSS TALK IN OPTICAL SENSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
12124953
|
Filing Dt:
|
05/21/2008
|
Title:
|
VOLTAGE REGULATOR WITH CURRENT-MODE DUAL-EDGE PULSE WIDTH MODULATION AND NON-LINEAR CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
12125242
|
Filing Dt:
|
05/22/2008
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
SHIELDED GATE FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
12126108
|
Filing Dt:
|
05/23/2008
|
Publication #:
|
|
Pub Dt:
|
11/27/2008
| | | | |
Title:
|
LOW ON RESISTANCE CMOS TRANSISTOR FOR INTEGRATED CIRCUIT APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
12127670
|
Filing Dt:
|
05/27/2008
|
Title:
|
Differential Hysteretic DC-DC Converter
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12128130
|
Filing Dt:
|
05/28/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
FOUR MOSFET FULL BRIDGE MODULE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12128867
|
Filing Dt:
|
05/29/2008
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
THIN CHIP SCALE SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
12132267
|
Filing Dt:
|
06/03/2008
|
Publication #:
|
|
Pub Dt:
|
10/15/2009
| | | | |
Title:
|
HOT SWAP CONTROLLER WITH ZERO LOADED CHARGE PUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
12132286
|
Filing Dt:
|
06/03/2008
|
Publication #:
|
|
Pub Dt:
|
10/15/2009
| | | | |
Title:
|
TECHNIQUE FOR COMBINING IN-RUSH CURRENT LIMITING AND SHORT CIRCUIT CURRENT LIMITING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12136140
|
Filing Dt:
|
06/10/2008
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
RUGGED SEMICONDUCTOR DEVICE ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12142270
|
Filing Dt:
|
06/19/2008
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
METHOD AND APPARATUS TO IMPROVE THE RELIABILITY OF THE BREAKDOWN VOLTAGE IN HIGH VOLTAGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
12143510
|
Filing Dt:
|
06/20/2008
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
STRUCTURE AND METHOD FOR FORMING A THICK BOTTOM DIELECTRIC (TBD) FOR TRENCH-GATE DEVICES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12143675
|
Filing Dt:
|
06/20/2008
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
Micro-Modules with Molded Passive Components, Systems Using the Same, and Methods of Making the Same
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12143680
|
Filing Dt:
|
06/20/2008
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
Semiconductor Die Packages with Stacked Flexible Modules Having Passive Components, Systems Using the Same, and Methods of Making the Same
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
12144289
|
Filing Dt:
|
06/23/2008
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
PIN SUBSTRATE AND PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
12146791
|
Filing Dt:
|
06/26/2008
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
Title:
|
A SHIELDED GATE TRENCH FET WITH AN INTER-ELECTRODE DIELECTRIC HAVING A NITRIDE LAYER THEREIN
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
12168348
|
Filing Dt:
|
07/07/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
STRUCTURE AND METHOD OF FORMING A TOPSIDE CONTACT TO A BACKSIDE TERMINAL OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12170328
|
Filing Dt:
|
07/09/2008
|
Publication #:
|
|
Pub Dt:
|
01/14/2010
| | | | |
Title:
|
A SHIELDED GATE TRENCH FET WITH AN INTER-ELECTRODE DIELECTRIC HAVING A LOW-K DIELECTRIC THEREIN
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12170523
|
Filing Dt:
|
07/10/2008
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
THERMAL ENHANCED UPPER AND DUAL HEAT SINK EXPOSED MOLDED LEADLESS PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12171924
|
Filing Dt:
|
07/11/2008
|
Title:
|
GROUND FAULT CIRCUIT INTERRUPTER WITH SELF TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
12174030
|
Filing Dt:
|
07/16/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH (110)-ORIENTED SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12174863
|
Filing Dt:
|
07/17/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METHOD AND STRUCTURE FOR DIVIDING A SUBSTRATE INTO INDIVIDUAL DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12175171
|
Filing Dt:
|
07/17/2008
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
Title:
|
EMBEDDED DIE PACKAGE AND PROCESS FLOW USING A PRE-MOLDED CARRIER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12178023
|
Filing Dt:
|
07/23/2008
|
Publication #:
|
|
Pub Dt:
|
01/28/2010
| | | | |
Title:
|
ISOLATED STACKED DIE SEMICONDUCTOR PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12178043
|
Filing Dt:
|
07/23/2008
|
Publication #:
|
|
Pub Dt:
|
01/28/2010
| | | | |
Title:
|
SEMICONDUCTOR SYSTEM-IN-PACKAGE AND METHOD FOR MAKING THE SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12180993
|
Filing Dt:
|
07/28/2008
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
METHODOLOGY AND CIRCUIT FOR INTERLEAVING AND SERIALIZING/DESERIALIZING LCD, CAMERA, KEYPAD AND GPIO DATA ACROSS A SERIAL STREAM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12182915
|
Filing Dt:
|
07/30/2008
|
Title:
|
START-UP CIRCUITRY AND METHOD FOR POWER CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
12186743
|
Filing Dt:
|
08/06/2008
|
Publication #:
|
|
Pub Dt:
|
02/11/2010
| | | | |
Title:
|
RECTIFIER WITH PN CLAMP REGIONS UNDER TRENCHES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12196354
|
Filing Dt:
|
08/22/2008
|
Publication #:
|
|
Pub Dt:
|
10/08/2009
| | | | |
Title:
|
CONSTANT GM OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
12196552
|
Filing Dt:
|
08/22/2008
|
Publication #:
|
|
Pub Dt:
|
10/08/2009
| | | | |
Title:
|
METHOD AND SYSTEM THAT DETERMINES THE VALUE OF A RESISTOR IN LINEAR AND NON-LINEAR RESISTOR SETS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12199065
|
Filing Dt:
|
08/27/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
MICRO-LAYERED LEAD FRAME SEMICONDUCTOR PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
12200819
|
Filing Dt:
|
08/28/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
MOLDED ULTRA THIN SEMICONDUCTOR DIE PACKAGES, SYSTEMS USING THE SAME, AND METHODS OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
12205178
|
Filing Dt:
|
09/05/2008
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
Title:
|
POWER SUPPLY INSENSITIVE VOLTAGE LEVEL TRANSLATOR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12206246
|
Filing Dt:
|
09/08/2008
|
Publication #:
|
|
Pub Dt:
|
02/26/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A SPACER LAYER DOPED WITH SLOWER DIFFUSING ATOMS THAN SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12207417
|
Filing Dt:
|
09/09/2008
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
Title:
|
(110)-ORIENTED P-CHANNEL TRENCH MOSFET HAVING HIGH-K GATE DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12211654
|
Filing Dt:
|
09/16/2008
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
Title:
|
HIGH DENSITY TRENCH FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12212489
|
Filing Dt:
|
09/17/2008
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
Title:
|
STRUCTURES FOR REDUCING DOPANT OUT-DIFFUSION FROM IMPLANT REGIONS IN POWER DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12217244
|
Filing Dt:
|
07/02/2008
|
Title:
|
DIRECT CURRENT (DC) TO ALTERNATING CURRENT (AC) GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
12229543
|
Filing Dt:
|
08/25/2008
|
Title:
|
SYSTEM AND METHOD FOR AC VOLTAGE REGULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
12233034
|
Filing Dt:
|
09/18/2008
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
Title:
|
MEASURING AND REGENERATING A VARIABLE PULSE WIDTH
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
12234549
|
Filing Dt:
|
09/19/2008
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
Superjunction Structures for Power Devices
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12234928
|
Filing Dt:
|
09/22/2008
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
SERIALIZATION ALGORITHM FOR FUNCTIONAL ESD ROBUSTNESS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
12235227
|
Filing Dt:
|
09/22/2008
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
STACKING QUAD PRE-MOLDED COMPONENT PACKAGES, SYSTEMS USING THE SAME, AND METHODS OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
12241481
|
Filing Dt:
|
09/30/2008
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
Title:
|
POWER TRENCH GATE FET WITH ACTIVE GATE TRENCHES THAT ARE CONTIGUOUS WITH GATE RUNNER TRENCH
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
12242633
|
Filing Dt:
|
09/30/2008
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
Title:
|
HIGH DENSITY FET WITH INTEGRATED SCHOTTKY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12245231
|
Filing Dt:
|
10/03/2008
|
Title:
|
CIRCUITS AND METHODS FOR IMPROVING TRANSIENT RESPONSE OF HYSTERETIC DC-DC CONVERTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12248874
|
Filing Dt:
|
10/09/2008
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
Title:
|
POWER MOSFET HAVING A STRAINED CHANNEL IN A SEMICONDUCTOR HETEROSTRUCTURE ON METAL SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
12249889
|
Filing Dt:
|
10/10/2008
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
METHOD OF FORMING HIGH DENSITY TRENCH FET WITH INTEGRATED SCHOTTKY DIODE
|
|