|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12250771
|
Filing Dt:
|
10/14/2008
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
CONTINUOUS CONDUCTION MODE POWER FACTOR CORRECTION CIRCUIT WITH REDUCED SENSING REQUIREMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
12253014
|
Filing Dt:
|
10/16/2008
|
Title:
|
GATE DRIVER WITH SHORT-CIRCUIT PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12260708
|
Filing Dt:
|
10/29/2008
|
Publication #:
|
|
Pub Dt:
|
04/29/2010
| | | | |
Title:
|
MODULATED SUPPLY SPREAD SPECTRUM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12262486
|
Filing Dt:
|
10/31/2008
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
PRE-MOLDED, CLIP-BONDED MULTI-DIE SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
12262570
|
Filing Dt:
|
10/31/2008
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
WAFER LEVEL BUCK CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12266217
|
Filing Dt:
|
11/06/2008
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
SEMICONDUCTOR DIE PACKAGE INCLUDING LEAD WITH END PORTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12266739
|
Filing Dt:
|
11/07/2008
|
Title:
|
CONTACT METHOD FOR THIN SILICON CARBIDE EPITAXIAL LAYER AND SEMICONDUCTOR DEVICES FORMED BY THOSE METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12268616
|
Filing Dt:
|
11/11/2008
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
SHIELDED GATE TRENCH FET WITH THE SHIELD AND GATE ELECTRODES CONNECTED TOGETHER IN NON-ACTIVE REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2012
|
Application #:
|
12271369
|
Filing Dt:
|
11/14/2008
|
Publication #:
|
|
Pub Dt:
|
05/20/2010
| | | | |
Title:
|
FLEXIBLE AND STACKABLE SEMICONDUCTOR DIE PACKAGES HAVING THIN PATTERNED CONDUCTIVE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2011
|
Application #:
|
12275086
|
Filing Dt:
|
11/20/2008
|
Publication #:
|
|
Pub Dt:
|
05/20/2010
| | | | |
Title:
|
SEMICONDUCTOR DIE STRUCTURES FOR WAFER-LEVEL CHIPSCALE PACKAGING OF POWER DEVICES, PACKAGES AND SYSTEMS FOR USING THE SAME, AND METHODS OF MAKING THE SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12276057
|
Filing Dt:
|
11/21/2008
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
Title:
|
SYSTEM AND METHOD FOR DUAL POWER SOURCE MANAGEMENT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12276074
|
Filing Dt:
|
11/21/2008
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
Title:
|
WAFER LEVEL CHIP SCALE SEMICONDUCTOR PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12277068
|
Filing Dt:
|
11/24/2008
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
Title:
|
LEADFRAME-BASED CHIP SCALE SEMICONDUCTOR PACKAGES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12323895
|
Filing Dt:
|
11/26/2008
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
Title:
|
LEADFRAME FREE LEADLESS ARRAY SEMICONDUCTOR PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12327425
|
Filing Dt:
|
12/03/2008
|
Publication #:
|
|
Pub Dt:
|
01/07/2010
| | | | |
Title:
|
METHOD FOR FORMING TRENCHES WITH WIDE UPPER PORTION AND NARROW LOWER PORTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
12329509
|
Filing Dt:
|
12/05/2008
|
Publication #:
|
|
Pub Dt:
|
05/28/2009
| | | | |
Title:
|
METHOD OF MANUFACTURING A TRENCH TRANSISTOR HAVING A HEAVY BODY REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
12330273
|
Filing Dt:
|
12/08/2008
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
STRUCTURE AND METHOD FOR FORMING FIELD EFFECT TRANSISTOR WITH LOW RESISTANCE CHANNEL REGION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12332207
|
Filing Dt:
|
12/10/2008
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
STACKED CHIP, MICRO-LAYERED LEAD FRAME SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12332326
|
Filing Dt:
|
12/10/2008
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
STRUCTURE AND METHOD FOR FORMING HYBRID SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12333597
|
Filing Dt:
|
12/12/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
STRUCTURE AND METHOD FOR FORMING POWER DEVICES WITH HIGH ASPECT RATIO CONTACT OPENINGS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12333707
|
Filing Dt:
|
12/12/2008
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
Title:
|
Structure and Method for Forming Trench Gate Transistors with Low Gate Resistance
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12334127
|
Filing Dt:
|
12/12/2008
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
SEMICONDUCTOR DIE PACKAGE INCLUDING LOW STRESS CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
12334249
|
Filing Dt:
|
12/12/2008
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
SEMICONDUCTOR DIE PACKAGE WITH CLIP INTERCONNECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
12334267
|
Filing Dt:
|
12/12/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
SEMICONDUCTOR SYSTEM-IN-A-PACKAGE CONTAINING MICRO-LAYERED LEAD FRAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12334331
|
Filing Dt:
|
12/12/2008
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
SEMICONDUCTOR DICE WITH BACKSIDE TRENCHES FILLED WITH ELASTIC MATERIAL FOR IMPROVED ATTACHMENT, PACKAGES USING THE SAME, AND METHODS OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12334393
|
Filing Dt:
|
12/12/2008
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
STRUCTURE AND METHOD FOR FORMING POWER DEVICES WITH CARBON-CONTAINING REGION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12336633
|
Filing Dt:
|
12/17/2008
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
STACKABLE SEMICONDUCTOR PACKAGE AND PROCESS TO MANUFACTURE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12337324
|
Filing Dt:
|
12/17/2008
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
CABLE VOLTAGE DROP COMPENSATION FOR BATTERY CHARGERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
12337513
|
Filing Dt:
|
12/17/2008
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
POWER QUAD FLAT NO-LEAD SEMICONDUCTOR DIE PACKAGES WITH ISOLATED HEAT SINK FOR HIGH-VOLTAGE, HIGH-POWER APPLICATIONS, SYSTEMS USING THE SAME, AND METHODS OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
12337709
|
Filing Dt:
|
12/18/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
CONSTANT SWITCH VGS CIRCUIT FOR MINIMIZING RFLATNESS AND IMPROVING AUDIO PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12339215
|
Filing Dt:
|
12/19/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
LATERAL MOSFET WITH SUBSTRATE DRAIN CONNECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12344063
|
Filing Dt:
|
12/24/2008
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
LATERAL POWER DIODE WITH SELF-BIASING ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12344859
|
Filing Dt:
|
12/29/2008
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
METHOD FOR FORMING SHIELDED GATE FIELD EFFECT TRANSISTOR USING SPACERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12346626
|
Filing Dt:
|
12/30/2008
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
METHOD FOR FORMING TRENCH GATE FIELD EFFECT TRANSISTOR WITH RECESSED MESAS USING SPACERS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12347799
|
Filing Dt:
|
12/31/2008
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
PACKAGE ASSEMBLY FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12349140
|
Filing Dt:
|
01/06/2009
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
Title:
|
INTEGRATED TRANSISTOR MODULE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
12352057
|
Filing Dt:
|
01/12/2009
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
LATERAL DRAIN MOSFET WITH IMPROVED CLAMPING VOLTAGE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12353909
|
Filing Dt:
|
01/14/2009
|
Publication #:
|
|
Pub Dt:
|
02/25/2010
| | | | |
Title:
|
HIGH ASPECT RATIO TRENCH STRUCTURES WITH VOID-FREE FILL MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
12356354
|
Filing Dt:
|
01/20/2009
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
MULTI-CHIP SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12356566
|
Filing Dt:
|
01/21/2009
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
SUPER SOURCE FOLLOWER OUTPUT IMPEDANCE ENHANCEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12357981
|
Filing Dt:
|
01/22/2009
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
DUAL METAL STUD BUMPING FOR FLIP CHIP APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
12358654
|
Filing Dt:
|
01/23/2009
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
SUBSTRATE BASED UNMOLDED PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12359670
|
Filing Dt:
|
01/26/2009
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
STRUCTURE FOR MAKING A TOP-SIDE CONTACT TO A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12361419
|
Filing Dt:
|
01/28/2009
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
Title:
|
SYNCHRONIZING FREQUENCY AND PHASE OF MULTIPLE VARIABLE FREQUENCY POWER CONVERTERS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12362321
|
Filing Dt:
|
01/29/2009
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
METHODS FOR MAKING SEMICONDUCTOR DEVICES USING NITRIDE CONSUMPTION LOCOS OXIDATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
12365228
|
Filing Dt:
|
02/04/2009
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
HIGH SPEED, LOW POWER CONSUMPTION, ISOLATED ANALOG CMOS UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
12365793
|
Filing Dt:
|
02/04/2009
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
STACKED MICRO OPTOCOUPLERS AND METHODS OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12365987
|
Filing Dt:
|
02/05/2009
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
FREQUENCY MODE SELECTION DISCRIMINATOR AND LOW PASS FILTER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
12366039
|
Filing Dt:
|
02/05/2009
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
SEMICONDUCTOR DIE PACKAGE AND METHOD FOR MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12368210
|
Filing Dt:
|
02/09/2009
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH STABLE AND CONTROLLED AVALANCHE CHARACTERISTICS AND METHODS OF FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12370974
|
Filing Dt:
|
02/13/2009
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR DETECTING AND RECOVERING FROM EXTERNAL ELECTRICAL DISTURBANCES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
12389335
|
Filing Dt:
|
02/19/2009
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
IMPROVED TRENCH-SHIELDED SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
12392971
|
Filing Dt:
|
02/25/2009
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
Title:
|
MICROMODULES INCLUDING INTEGRATED THIN FILM INDUCTORS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12393131
|
Filing Dt:
|
02/26/2009
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
MOTOR STRUCTURE AND FAN
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12395817
|
Filing Dt:
|
03/02/2009
|
Publication #:
|
|
Pub Dt:
|
09/02/2010
| | | | |
Title:
|
QUASI-RESURF LDMOS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12399359
|
Filing Dt:
|
03/06/2009
|
Publication #:
|
|
Pub Dt:
|
09/09/2010
| | | | |
Title:
|
MIPI ANALOG SWITCH FOR EFFICIENT SELECTION OF MULTIPLE DISPLAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12400659
|
Filing Dt:
|
03/09/2009
|
Title:
|
LOW-INPUT-VOLTAGE CHARGE PUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2012
|
Application #:
|
12402794
|
Filing Dt:
|
03/12/2009
|
Publication #:
|
|
Pub Dt:
|
09/16/2010
| | | | |
Title:
|
MIPI ANALOG SWITCH FOR AUTOMATIC SELECTION OF MULTIPLE INPUTS BASED ON CLOCK VOLTAGES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12403294
|
Filing Dt:
|
03/12/2009
|
Publication #:
|
|
Pub Dt:
|
09/16/2010
| | | | |
Title:
|
Premolded Substrates with Apertures for Semiconductor Die Packages with Stacked Dice, Said Packages, and Methods of Making the Same
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12403490
|
Filing Dt:
|
03/13/2009
|
Publication #:
|
|
Pub Dt:
|
09/16/2010
| | | | |
Title:
|
POWER LATCH
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12404627
|
Filing Dt:
|
03/16/2009
|
Publication #:
|
|
Pub Dt:
|
09/16/2010
| | | | |
Title:
|
A FLMP BUCK CONVERTER WITH A MOLDED CAPACITOR AND A METHOD OF THE SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12404909
|
Filing Dt:
|
03/16/2009
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
Title:
|
Trench-Gate Field Effect Transistors and Methods of Forming the Same
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
12405525
|
Filing Dt:
|
03/17/2009
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
MULTIPHASE SYNCHRONOUS BUCK CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12407532
|
Filing Dt:
|
03/19/2009
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
Title:
|
HIGH PERFORMANCE MULTI-CHIP FLIP CHIP PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
12408552
|
Filing Dt:
|
03/20/2009
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
TRENCH-BASED POWER SEMICONDUCTOR DEVICES WITH INCREASED BREAKDOWN VOLTAGE CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12409620
|
Filing Dt:
|
03/24/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
MULTICHIP DISCRETE PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
12410848
|
Filing Dt:
|
03/25/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
LOW SPEED, LOAD INDEPENDENT, SLEW RATE CONTROLLED OUTPUT BUFFER WITH NO DC POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12411820
|
Filing Dt:
|
03/26/2009
|
Publication #:
|
|
Pub Dt:
|
12/17/2009
| | | | |
Title:
|
INTEGRATED LATCH-UP FREE INSULATED GATE BIPOLAR TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12412803
|
Filing Dt:
|
03/27/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
STRUCTURE AND METHOD FOR FORMING A SALICIDE ON THE GATE ELECTRODE OF A TRENCH-GATE FET
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12417586
|
Filing Dt:
|
04/02/2009
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
TRENCH-BASED POWER SEMICONDUCTOR DEVICES WITH INCREASED BREAKDOWN VOLTAGE CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
12418949
|
Filing Dt:
|
04/06/2009
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
METHOD OF FORMING A SHIELDED GATE FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12419696
|
Filing Dt:
|
04/07/2009
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
HIGH TEMPERATURE OPERATING PACKAGE AND CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
12420435
|
Filing Dt:
|
04/08/2009
|
Publication #:
|
|
Pub Dt:
|
10/08/2009
| | | | |
Title:
|
LOW ON RESISTANCE CMOS "WAVE" TRANSISTOR FOR INTEGRATED CIRCUIT APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12420608
|
Filing Dt:
|
04/08/2009
|
Publication #:
|
|
Pub Dt:
|
10/14/2010
| | | | |
Title:
|
LOW-QUIESCENT-CURRENT BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
12420711
|
Filing Dt:
|
04/08/2009
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
TRENCH-BASED POWER SEMICONDUCTOR DEVICES WITH INCREASED BREAKDOWN VOLTAGE CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
12421448
|
Filing Dt:
|
04/09/2009
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
TRENCH-BASED POWER SEMICONDUCTOR DEVICES WITH INCREASED BREAKDOWN VOLTAGE CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12425326
|
Filing Dt:
|
04/16/2009
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
POWER DEVICE EDGE TERMINATION HAVING A RESISTOR WITH ONE END BIASED TO SOURCE VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12425349
|
Filing Dt:
|
04/16/2009
|
Publication #:
|
|
Pub Dt:
|
10/21/2010
| | | | |
Title:
|
LDMOS WITH SELF ALIGNED VERTICAL LDD BACKSIDE DRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
12425790
|
Filing Dt:
|
04/17/2009
|
Publication #:
|
|
Pub Dt:
|
01/07/2010
| | | | |
Title:
|
AMPLIFIER CURRENT DRIVE REVERSAL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
12426004
|
Filing Dt:
|
04/17/2009
|
Publication #:
|
|
Pub Dt:
|
05/20/2010
| | | | |
Title:
|
MULTI-LEVEL LATERAL FLOATING COUPLED CAPACITOR TRANSISTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2011
|
Application #:
|
12429510
|
Filing Dt:
|
04/24/2009
|
Publication #:
|
|
Pub Dt:
|
10/28/2010
| | | | |
Title:
|
POLYSILICON DRIFT FUSE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12432646
|
Filing Dt:
|
04/29/2009
|
Publication #:
|
|
Pub Dt:
|
11/04/2010
| | | | |
Title:
|
HIGH PIN DENSITY SEMICONDUCTOR SYSTEM-IN-A-PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
12450708
|
Filing Dt:
|
10/08/2009
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
Title:
|
SILICON CARBIDE SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2011
|
Application #:
|
12479442
|
Filing Dt:
|
06/05/2009
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
ROBUST LEADED MOLDED PACKAGES AND METHODS FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
12479613
|
Filing Dt:
|
06/05/2009
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
MONOLITHIC LOW IMPEDANCE DUAL GATE CURRENT SENSE MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12480031
|
Filing Dt:
|
06/08/2009
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
Title:
|
METHOD OF FORMING SHIELDED GATE FET WITH SELF-ALIGNED FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2011
|
Application #:
|
12480065
|
Filing Dt:
|
06/08/2009
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
Title:
|
3D CHANNEL ARCHITECTURE FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12480176
|
Filing Dt:
|
06/08/2009
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
Title:
|
TERMINATION STRUCTURE FOR POWER DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
12481108
|
Filing Dt:
|
06/09/2009
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
Title:
|
SELF-ALIGNED COMPLEMENTARY LDMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
12484096
|
Filing Dt:
|
06/12/2009
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
REDUCED PROCESS SENSITIVITY OF ELECTRODE-SEMICONDUCTOR RECTIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
12485290
|
Filing Dt:
|
06/16/2009
|
Publication #:
|
|
Pub Dt:
|
10/08/2009
| | | | |
Title:
|
SCALABLE POWER FIELD EFFECT TRANSISTOR WITH IMPROVED HEAVY BODY STRUCTURE AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12488851
|
Filing Dt:
|
06/22/2009
|
Title:
|
CURRENT MODE CONTROL FOR RESONANT CONVERTER CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12489254
|
Filing Dt:
|
06/22/2009
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
PARTIAL SWITCH GATE DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
12492101
|
Filing Dt:
|
06/25/2009
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
POWER DEVICE WITH MONOLITHICALLY INTEGRATED RC SNUBBER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12493575
|
Filing Dt:
|
06/29/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
LOW-POWER OPTOCOUPLER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12499778
|
Filing Dt:
|
07/08/2009
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
TRENCH-GATE LDMOS STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
12499893
|
Filing Dt:
|
07/09/2009
|
Publication #:
|
|
Pub Dt:
|
10/29/2009
| | | | |
Title:
|
PACKAGED SEMICONDUCTOR DEVICE WITH DUAL EXPOSED SURFACES AND METHOD OF MANUFACTURING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12501849
|
Filing Dt:
|
07/13/2009
|
Publication #:
|
|
Pub Dt:
|
01/13/2011
| | | | |
Title:
|
NICKEL-TITANUM CONTACT LAYERS IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
12506098
|
Filing Dt:
|
07/20/2009
|
Title:
|
PHASE MANAGEMENT FOR INTERLEAVED POWER FACTOR CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12509379
|
Filing Dt:
|
07/24/2009
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
SHIELD CONTACTS IN A SHIELDED GATE MOSFET
|
|