Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 039812/0387 | |
| Pages: | 3 |
| | Recorded: | 08/24/2016 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2018
|
Application #:
|
15239958
|
Filing Dt:
|
08/18/2016
|
|
Publication #:
|
|
Pub Dt:
|
03/02/2017
| | | | |
|
Title:
|
Block Memory Layout and Architecture for Programmable Logic IC, and Method of Operating Same
|
|
|
Assignee
|
|
|
|
|
| 2465 LATHAM STREET, SUITE 100 |
| MOUNTAIN VIEW, CALIFORNIA 94040 |
|
|
Correspondence name and address
|
| |
NEIL A. STEINBERG
|
| |
5335 WISCONSIN AVE. NW
|
| |
SUITE 440
|
| |
WASHINGTON, D.C. 20015
|
Search Results as of:
05/25/2024 10:03 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
