|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1998
|
Application #:
|
08647344
|
Filing Dt:
|
05/09/1996
|
|
Title:
|
SEMICONDUCTOR CHIP PACKAGE WITH INTERCONNECT LAYERS AND ROUTING AND TESTING METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/1997
|
Application #:
|
08648350
|
Filing Dt:
|
05/15/1996
|
|
Title:
|
METHOD OF PACKAGING AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
08648849
|
Filing Dt:
|
05/16/1996
|
|
Title:
|
DECISION BASED TIME-VARYING EQUALIZERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
08650248
|
Filing Dt:
|
05/22/1996
|
|
Title:
|
CLOCK SKEW INSENSITIVE SCAN CHAIN REORDERING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08650476
|
Filing Dt:
|
05/20/1996
|
|
Title:
|
METHOD OF FORMING POLYSILICON LOGAL INTERCONNECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
08651018
|
Filing Dt:
|
05/21/1996
|
|
Title:
|
METHOD FOR FABRICATING A LOW TRIGGER VOLTAGE SILICON CONTROLLED RECTIFIER AND THICK FIELD DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08652231
|
Filing Dt:
|
05/23/1996
|
|
Title:
|
VIDEO ENCODING WITH MULTI-STAGE PROJECTION MOTION ESTIMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/1999
|
Application #:
|
08652233
|
Filing Dt:
|
05/23/1996
|
|
Title:
|
MICROPROCESSOR HAVING REGISTER DEPENDENT IMMEDIATE FIELD DECOMPRESSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1998
|
Application #:
|
08652421
|
Filing Dt:
|
05/23/1996
|
|
Title:
|
INTERPROCESSOR COMMUNICATIONS DATA TRANSFER AND ERROR DETECTION IN A MULTIPROCESSING ENVIRONMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1999
|
Application #:
|
08652905
|
Filing Dt:
|
05/23/1996
|
|
Title:
|
CATALYTIC ACCELERATION AND ELECTRICAL BIAS CONTROL OF CMP PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/1997
|
Application #:
|
08652999
|
Filing Dt:
|
05/24/1996
|
|
Title:
|
STROBOSCOPIC PHOTOMETER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/1998
|
Application #:
|
08653264
|
Filing Dt:
|
05/24/1996
|
|
Title:
|
METHOD AND APPARATUS FOR FORMING DIELECTRIC FILMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/1999
|
Application #:
|
08653321
|
Filing Dt:
|
05/24/1996
|
|
Title:
|
CIRCUIT FOR TESTING THE OPERATION OF A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08655249
|
Filing Dt:
|
06/05/1996
|
|
Title:
|
MULTI-LEVEL RESOLUTION LITHOGRAPHY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/1999
|
Application #:
|
08655438
|
Filing Dt:
|
05/29/1996
|
|
Title:
|
DOMINO SCAN ARCHITECTURE AND DOMINO SCAN FLIP-FLOP FOR THE TESTING OF DOMINO AND HYBRID CMOS CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/1997
|
Application #:
|
08655599
|
Filing Dt:
|
05/30/1996
|
|
Title:
|
APPARATUS TO DECOUPLE CORE CIRCUITS POWER SUPPLY FROM INPUT-OUTPUT CIRCUITS POWER SUPPLY IN A SEMICONDUCTOR DEVICE PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/1997
|
Application #:
|
08656033
|
Filing Dt:
|
05/31/1996
|
|
Title:
|
WIRE BONDABLE PACKAGE DESIGN WITH MAXIUM ELECTRICAL PERFORMANCE AND MINIMUM NUMBER OF LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08659708
|
Filing Dt:
|
06/10/1996
|
|
Title:
|
MICROPROCESSOR ADAPTED FOR EXECUTING BOTH A NON-COMPRESSED FIXED LENGTH INSTRUCTION SET AND A COMPRESSED VARIABLE LENGTH INSTRUCTION SET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/1998
|
Application #:
|
08659709
|
Filing Dt:
|
06/10/1996
|
|
Title:
|
METHOD AND APPARATUS FOR ALLOWING EXECUTION OF BOTH COMPRESSED INSTRUCTIONS AND DECOMPRESSED INSTRUCTIONS IN A MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1998
|
Application #:
|
08659860
|
Filing Dt:
|
06/07/1996
|
|
Title:
|
METHOD FOR FABRICATING A FIELD EFFECT TRANSISTOR USING MICROTRENCHES TO CONTROL HOT ELECTRON EFFECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
08661003
|
Filing Dt:
|
06/10/1996
|
|
Title:
|
APPARATUS FOR DETECTING INSTRUCTIONS FROM A VARIABLE-LENGTH COMPRESSED INSTRUCTION SET HAVING EXTENDED AND NON-EXTENDED INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/1997
|
Application #:
|
08661186
|
Filing Dt:
|
06/10/1996
|
|
Title:
|
GENERIC GATE LEVEL MODEL FOR CHARACTERIZATION OF GLITCH POWER IN LOGIC CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08661888
|
Filing Dt:
|
06/11/1996
|
|
Title:
|
SIMULATION BASED EXTRACTOR OF EXPECTED WAVEFORMS FOR GATE-LEVEL POWER ANAYSIS TOOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08661889
|
Filing Dt:
|
06/11/1996
|
|
Title:
|
PARAMETRIZED WAVEFORM PROCESSOR FOR GATE-LEVEL POWER ANALYSIS TOOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/1997
|
Application #:
|
08665016
|
Filing Dt:
|
06/11/1996
|
|
Title:
|
METHOD OF MAKING AN INTEGRATED CIRCUIT CHIP HAVING AN ARRY OF LOGIC GATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/1997
|
Application #:
|
08667071
|
Filing Dt:
|
06/20/1996
|
|
Title:
|
HIGH-SWING CASCODE CURRENT MIRROR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08667150
|
Filing Dt:
|
06/20/1996
|
|
Title:
|
HIGH SPEED CLOCK RECOVERY CIRCUIT USING COMPLIMENTARY DIVIDERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
08667204
|
Filing Dt:
|
06/20/1996
|
|
Title:
|
TARGET DEVICE XOR ENGINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/1999
|
Application #:
|
08668064
|
Filing Dt:
|
06/19/1996
|
|
Title:
|
GATE NETLIST TO REGISTER TRANSFER LEVEL CONVERSION TOOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1998
|
Application #:
|
08668657
|
Filing Dt:
|
06/25/1996
|
|
Title:
|
APPARATUS AND METHOD FOR GENERATING A CURRENT WITH A POSITIVE TEMPERATURE COEFFICIENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/29/2000
|
Application #:
|
08671651
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
ADVANCED MODULAR CELL PLACEMENT SYSTEM WITH MEDIAN CONTROL AND INCREASE IN RESOLUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1998
|
Application #:
|
08671656
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
ADVANCED MODULAR CELL PLACEMENT SYSTEM WITH UNIVERSAL AFFINITY DRIVEN DISCRETE PLACEMENT OPTIMIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
08671659
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
ADVANCED MODULAR CELL PLACEMENT SYSTEM WITH SINUSOIDAL OPTIMIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1999
|
Application #:
|
08671699
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
ADVANCED MODULAR CELL PLACEMENT SYSTEM WITH FAST PROCEDURE FOR FINDING A LEVELIZING CUT POINT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08671850
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
REDUCED SKEW DIFFERENTIAL RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
08671862
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
META-HARDENED FLIP-FLOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
08671863
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
METHOD AND APPARATUS FOR EFFICIENT MANAGEMENT OF NON-ALGINED I/O WRITE REQUEST IN HIGH BANDWIDTH RAID APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
08672180
|
Filing Dt:
|
06/27/1996
|
|
Title:
|
METHOD AND SYSTEM FOR RECOVERING DIGITAL DATA FROM A TRANSMITTED BALANCED SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1998
|
Application #:
|
08672235
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
ADVANCED MODULAR CELL PLACEMENT SYSTEM WITH CELL PLACEMENT CRYSTALLIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08672333
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
ADVANCED MODULAR CELL PLACEMENT SYSTEM WITH MINIMIZING MAXIMAL CUT DRIVEN AFFINITY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/1999
|
Application #:
|
08672334
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
ADVANCED MODULAR CELL PLACEMENT SYSTEM WITH COARSE OVERFLOW REMOVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1999
|
Application #:
|
08672335
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
ADVANCED MODULAR CELL PLACEMENT SYSTEM WITH ITERATIVE ONE DIMENSIONAL PREPLACEMENT OPTIMIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08672423
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
ADVANCED MODULAR CELL PLACEMENT SYSTEM WITH OPTIMIZATION OF CELL NEIGHBORHOOD SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/1999
|
Application #:
|
08672534
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
ADVANCED MODULAR CELL PLACEMENT SYSTEM WITH DENSITY DRIVEN CAPACITY PENALTY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1999
|
Application #:
|
08672535
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
ADVANCED MODULAR CELL PLACEMENT SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1999
|
Application #:
|
08672652
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
ADVANCED MODULAR CELL PLACEMENT SYSTEM WITH DISPERSION-DRIVEN LEVELIZING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08672725
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
ADVANCED MODULAR CELL PLACEMENT SYSTEM WITH WIRE LENGTH DRIVEN AFFINITY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
08672784
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING PRECISE CIRCUIT DELAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/1999
|
Application #:
|
08672796
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
SYSTEM FOR CD-ROM AUDIO PLAYBACK UTILIZING BLOCKING OF DATA WRITING, RESUMING WRITING RESPONSIVE TO DETECTING DATA IN RESPONSE TO DIFFERENCE BETWEEN DESIRED ADDRESS AND PRESENT ADDRESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08672936
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
ADVANCED MODULAR CELL PLACEMENT SYSTEM WITH FUNCTIONAL SIEVE OPTIMIZATION TECHNIQUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
08672937
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
ADVANCED MODULAR CELL PLACEMENT SYSTEM WITH OVERLAP REMOVER WITH MINIMAL NOISE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
08673390
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
METHOD AND APPARATUS FOR UTILIZING A DATA PROCESSING SYSTEM FOR MULTI-LEVEL DATA COMMUNICATIONS PROVIDING SELF-CLOCKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08673654
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
SCALABLE HIERARCHIAL MEMORY STRUCTURE FOR HIGH DATA BANDWIDTH RAID APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
08673655
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
INTEGRATED CIRCUIT DEVICE HAVING A CAPACITOR WITH THE DIELECTRIC PERIPHERAL REGION BEING GREATER THAN THE DIELECTRIC CENTRAL REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
08674592
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
INTER-BUS BRIDGE CIRCUIT WITH INTEGRATED MEMORY PORT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/1997
|
Application #:
|
08674593
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
NON-VOLATILE MEMORY WHICH IS PROGRAMMABLE FROM A POWER SOURCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08674605
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
ADVANCED MODULAR CELL PLACEMENT SYSTEM WITH NEIGHBORHOOD SYSTEM DRIVEN OPTIMIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1998
|
Application #:
|
08676019
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
RAPID BATTERY CHARGING CIRCUIT WITH OVERVOLTAGE SHUNT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/1998
|
Application #:
|
08677078
|
Filing Dt:
|
07/09/1996
|
|
Title:
|
SEMICONDUCTOR WITH CONTROLLED AMOUNT OF NOBLE GAS IONS TO REDUCE CHANNELING AND/OR DIFFUSION OF A BORON DOPANT FORMING P- LDD REGION OF A PMOS DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08678718
|
Filing Dt:
|
07/11/1996
|
|
Title:
|
RAPID THERMAL PROCESSING USING A NARROWBAND INFRARED SOURCE AND FEEDBACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08683287
|
Filing Dt:
|
07/18/1996
|
|
Title:
|
INTEGRATED CIRCUIT DESIGN DECOMPOSITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08683396
|
Filing Dt:
|
07/18/1996
|
|
Title:
|
SYSTEM SIMULATION FOR TESTING INTEGRATED CIRCUIT MODELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1998
|
Application #:
|
08684022
|
Filing Dt:
|
07/19/1996
|
|
Title:
|
METHOD FOR FORMING MINIMUM AREA STRUCTURES FOR SUB-MICRON CMOS ESD PROTECTION IN INTEGRATED CIRCUIT STRUCTURES WITHOUT EXTRA IMPLANT AND MASK STEPS, AND ARTICLES FORMED THEREBY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/1997
|
Application #:
|
08685772
|
Filing Dt:
|
07/24/1996
|
|
Title:
|
INTEGRATED CIRCUIT STRUCTURE HAVING REDUCED CROSS-TALK AND METHOD OF MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1998
|
Application #:
|
08687762
|
Filing Dt:
|
07/26/1996
|
|
Title:
|
METHOD AND TEST SOCKET FOR TESTING BALL GRID ARRAY INTEGRATED CIRCUIT PACKAGES, AND METHOD OF FABRICATING SAID TEST SOCKET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/1997
|
Application #:
|
08689905
|
Filing Dt:
|
08/15/1996
|
|
Title:
|
PHASE-LOCKED LOOP HAVING FILTER LEAKAGE CANCELLATION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08689906
|
Filing Dt:
|
08/15/1996
|
|
Title:
|
HIGH SPEED METHOD AND APPARATUS FOR DETECTING ASSERTION OF MULTIPLE SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/1997
|
Application #:
|
08690024
|
Filing Dt:
|
07/31/1996
|
|
Title:
|
PRODUCT OF PROCESS FOR FORMATION OF VIAS (OR CONTACT OPENINGS) AND FUSES IN THE SAME INSULATION LAYER WITH MINIMAL ADDITIONAL STEPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
08690577
|
Filing Dt:
|
07/31/1996
|
|
Title:
|
PROCESS FOR FORMING RE-ENTRANT GEOMETRY FOR GATE ELECTRODE OF INTEGRATED CIRCUIT STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
08690592
|
Filing Dt:
|
07/31/1996
|
|
Title:
|
FORMATION OF GRADIENT DOPED PROFILE REGION BETWEEN CHANNEL REGION AND HEAVILY DOPED SOURCE/DRAIN CONTACT REGION OF MOS DEVICE IN INTEGRATED CIRCUIT STRUCTURE USING A RE-ENTRANT GATE ELECTRODE AND A HIGHER DOSE DRAIN IMPLANTATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
08690942
|
Filing Dt:
|
08/01/1996
|
|
Title:
|
METHOD AND APPARATUS FOR COMPUTING MINIMUM WIRELENGTH POSITION (MWP) FOR CELL IN CELL PLACEMENT FOR INTEGRATED CIRCUIT CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
08691745
|
Filing Dt:
|
08/02/1996
|
|
Title:
|
MULTI-FREQUENCY MULTI-PROTOCOL WIRELESS COMMUNICATION DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1998
|
Application #:
|
08692852
|
Filing Dt:
|
07/24/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A CARRIER AND A MULTILAYER METALLIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08693760
|
Filing Dt:
|
08/07/1996
|
|
Title:
|
APPARATUS AND METHOD FOR PROVIDING MULTIPLE CHANNEL CLOCK-DATA ALIGNMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/1997
|
Application #:
|
08695569
|
Filing Dt:
|
08/12/1996
|
|
Title:
|
PROCESS FOR MAKING IMPROVED MOS STRUCTURE WITH HOT CARRIER REDUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08695793
|
Filing Dt:
|
08/12/1996
|
|
Title:
|
A STATE MACHINE FOR SELECTIVELY PERFORMING AN OPERATION ON A SINGLE OR A PLURALITY OF REGISTERS DEPENDING UPON THE REGISTER ADDRESS SPECIFIED IN A PACKET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1999
|
Application #:
|
08696445
|
Filing Dt:
|
08/13/1996
|
|
Title:
|
SUBSONIC TO SUPERSONIC AND ULTRASONIC CONDITIONING OF A POLISHING PAD IN A CHEMICAL MECHANICAL POLISHING APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08698306
|
Filing Dt:
|
08/15/1996
|
|
Title:
|
DIFFERENTIAL-TO-CMOS LEVEL CONVERTER HAVING CROSS-OVER VOLTAGE ADJUSTMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1998
|
Application #:
|
08698343
|
Filing Dt:
|
08/15/1996
|
|
Title:
|
HIGH SPEED SINGLE ENDED BIT LINE SENSE AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08698374
|
Filing Dt:
|
08/15/1996
|
|
Title:
|
APPARATUS AND METHOD FOR DETECTING AND CORRECTING REVERSE POLARITY, IN A PACKET-BASED DATA COMMUNICATIONS SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/1999
|
Application #:
|
08699030
|
Filing Dt:
|
08/15/1996
|
|
Title:
|
BIDIRECTIONAL CHANNELS USING COMMON PINS AND COMMON MAGNETICS FOR TRANSMIT AND RECEIVE PATHS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
08699031
|
Filing Dt:
|
08/15/1996
|
|
Title:
|
METHOD AND APPARATUS FOR TRANSMISSION LINE EQUALIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08701476
|
Filing Dt:
|
08/22/1996
|
|
Title:
|
FUNCTIONAL OBIC ANALYSIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08701632
|
Filing Dt:
|
08/22/1996
|
|
Title:
|
DIGITAL RECEIVER USING A CONCATENATED DECODER WITH ERROR AND ERASURE CORRECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/1998
|
Application #:
|
08701710
|
Filing Dt:
|
08/22/1996
|
|
Title:
|
DIGITAL RECEIVER USING EQUALIZATION AND BLOCK DECODING WITH ERASURE AND ERROR CORRECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/1998
|
Application #:
|
08701742
|
Filing Dt:
|
08/22/1996
|
|
Title:
|
VCO SUPPLY VOLTAGE REGULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/1999
|
Application #:
|
08702998
|
Filing Dt:
|
08/26/1996
|
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING I/O CHANNELS RESPONSIVE TO AN AVAILABILITY OF A PLURALITY OF I/O DEVICES TO TRANSFER DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1998
|
Application #:
|
08704456
|
Filing Dt:
|
08/19/1996
|
|
Title:
|
METHOD AND APPARATUS FOR ALIGNING A DIGITIZING PANEL WITH A DISPLAY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08704472
|
Filing Dt:
|
08/20/1996
|
|
Title:
|
SELF-ALIGNED TWIN WELL PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/1997
|
Application #:
|
08704831
|
Filing Dt:
|
08/28/1996
|
|
Title:
|
HIERARCHIAL CLOCK DISTRIBUTION SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/1999
|
Application #:
|
08707935
|
Filing Dt:
|
09/10/1996
|
|
Title:
|
APPARATUS AND METHOD FOR ADDRESS TRANSLATION IN BUS BRIDGE DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08708258
|
Filing Dt:
|
09/06/1996
|
|
Title:
|
ELECTROSTATIC DISCHARGE (ESD) STRUCTURE AND BUFFER DRIVER STRUCTURE FOR PROVIDING ESD AND LATCHUP PROTECTION FOR INTEGRATED CIRCUIT STRUCTURES IN MINIMIZED I/O SPACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/1997
|
Application #:
|
08709100
|
Filing Dt:
|
09/06/1996
|
|
Title:
|
LOW VOLTAGE CURRENT REFERENCE CIRCUIT WITH ACTIVE FEEDBACK FOR PLL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08710783
|
Filing Dt:
|
09/20/1996
|
|
Title:
|
METHOD OF MAKING BURIED METALLIZATION STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1999
|
Application #:
|
08711502
|
Filing Dt:
|
09/10/1996
|
|
Title:
|
METHOD AND APPARATUS FOR PARALLEL HIGH SPEED DATA TRANSFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1999
|
Application #:
|
08717601
|
Filing Dt:
|
09/20/1996
|
|
Title:
|
FLUXLESS SOLDER BALL ATTACHMENT PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08717843
|
Filing Dt:
|
09/23/1996
|
|
Title:
|
MPEG DECODING SYSTEM ADJUSTING THE PRESENTATION IN A PREDETERMINED MANNER BASED ON THE ACTUAL AND REQUESTED DECODING TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08718852
|
Filing Dt:
|
09/24/1996
|
|
Title:
|
METHOD OF MAKING A BARRIER METAL TECHNOLOGY FOR TUNGSTEN PLUG INTERCONNECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1998
|
Application #:
|
08719266
|
Filing Dt:
|
09/24/1996
|
|
Title:
|
ARRAY OF SOLDER PADS ON AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
08719508
|
Filing Dt:
|
09/25/1996
|
|
Title:
|
PROTECTION OF PROPRIETARY CIRCUIT DESIGNS DURING GATE LEVEL STATIC TIMING ANALYSIS
|
|
