|
|
Patent #:
|
|
Issue Dt:
|
06/07/1988
|
Application #:
|
06793426
|
Filing Dt:
|
10/31/1985
|
Title:
|
VIDEO COUPLER DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/1987
|
Application #:
|
06797126
|
Filing Dt:
|
11/12/1985
|
Title:
|
METHOD TO INHIBIT AUTODOPING IN EPITAXIAL LAYERS FROM HEAVILY DOPED SUBSTRATES IN CVD PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1988
|
Application #:
|
06798242
|
Filing Dt:
|
11/08/1985
|
Title:
|
DENSE, REDUCED LEAKAGE CMOS STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1987
|
Application #:
|
06798668
|
Filing Dt:
|
11/15/1985
|
Title:
|
CONVEYOR FOR VAPOR PHASE REFLOW SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/1988
|
Application #:
|
06799825
|
Filing Dt:
|
11/20/1985
|
Title:
|
INTEGRATED CIRCUIT DEVICE HAVING SLANTED PERIPHERAL CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1987
|
Application #:
|
06802020
|
Filing Dt:
|
11/25/1985
|
Title:
|
TREATMENT OF PLANARIZING LAYER IN MULTILAYER ELECTRON BEAM RESIST
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1987
|
Application #:
|
06802994
|
Filing Dt:
|
11/29/1985
|
Title:
|
METHOD OF DEPOSITING UNIFORMLY THICK SELECTIVE EPITAXIAL SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1987
|
Application #:
|
06803006
|
Filing Dt:
|
11/29/1985
|
Title:
|
METHOD AND APPARATUS FOR FORMING LARGE AREA HIGH RESOLUTION PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/1990
|
Application #:
|
06803049
|
Filing Dt:
|
11/29/1985
|
Title:
|
LATERAL INSULATED GATE BIPOLAR TRANSISTORS WITH IMPROBED LATCH-UP IMMUNITY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1987
|
Application #:
|
06805651
|
Filing Dt:
|
12/06/1985
|
Title:
|
INTEGRATED CIRCUIT FOR CONTROLLING POWER CONVERTER BY FREQUENCY MODULATION AND PULSE WIDTH MODULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/1987
|
Application #:
|
06807597
|
Filing Dt:
|
12/11/1985
|
Title:
|
CURRENT LIMITED INSULATED GATE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/1989
|
Application #:
|
06807612
|
Filing Dt:
|
12/11/1985
|
Title:
|
SEMICONDUCTOR WAFER WITH AN ELECTRICALLY-ISOLATED SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1987
|
Application #:
|
06809132
|
Filing Dt:
|
12/16/1985
|
Title:
|
LEVEL SHIFT CIRCUIT INCLUDING SOURCE FOLLOWER OUTPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1987
|
Application #:
|
06813718
|
Filing Dt:
|
12/27/1985
|
Title:
|
TECHNIQUE FOR INCREASING GATE-DRAIN BREAKDOWN VOLTAGE OF ION-IMPLANTED JFET
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/1989
|
Application #:
|
06817489
|
Filing Dt:
|
01/09/1986
|
Title:
|
CONTROL OF SIGNAL TRANSMISSION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/1988
|
Application #:
|
06820808
|
Filing Dt:
|
01/22/1986
|
Title:
|
MULTI-DRIVER INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1987
|
Application #:
|
06823257
|
Filing Dt:
|
01/28/1986
|
Title:
|
APPARATUS AND METHOD FOR PRODUCING IONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1987
|
Application #:
|
06823258
|
Filing Dt:
|
01/28/1986
|
Title:
|
APPARATUS AND METHOD FOR PRODUCING IONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/1988
|
Application #:
|
06824870
|
Filing Dt:
|
01/31/1986
|
Title:
|
ESD PROTECTION TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/1989
|
Application #:
|
06827285
|
Filing Dt:
|
02/07/1986
|
Title:
|
NON-CONTACT I/O SIGNAL TRANSMISSION IN INTEGRATED CIRCUIT PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/1987
|
Application #:
|
06828186
|
Filing Dt:
|
02/11/1986
|
Title:
|
VIA METALLIZATION USING METAL FILLETS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/1990
|
Application #:
|
06828687
|
Filing Dt:
|
02/12/1986
|
Title:
|
MULTILAYER INTERCONNECT AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1987
|
Application #:
|
06830760
|
Filing Dt:
|
02/19/1986
|
Title:
|
RECESSED OXIDE METHOD FOR MAKING A SILICON-ON-INSULATOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/1989
|
Application #:
|
06831384
|
Filing Dt:
|
01/07/1986
|
Title:
|
HIGH VOLTAGE LATERAL MOS STRUCTURE WITH DEPLETED TOP GATE REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/1988
|
Application #:
|
06833074
|
Filing Dt:
|
02/26/1986
|
Title:
|
ORTHOGONAL BIPOLAR TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/1988
|
Application #:
|
06834385
|
Filing Dt:
|
02/28/1986
|
Title:
|
BIPOLAR TRANSISTOR WITH TRANSIENT SUPPRESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/1987
|
Application #:
|
06834386
|
Filing Dt:
|
02/28/1986
|
Title:
|
OVERVOLTAGE COMPARATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1987
|
Application #:
|
06834387
|
Filing Dt:
|
02/28/1986
|
Title:
|
COMPARATOR CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1987
|
Application #:
|
06839917
|
Filing Dt:
|
03/17/1986
|
Title:
|
CFET INVERTER HAVING EQUAL OUTPUT SIGNAL RISE AND FALL TIMES BY ADJUSTMENT OF THE PULL--- UP AND -DOWN TRANSCONDUCTANCES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/1988
|
Application #:
|
06840635
|
Filing Dt:
|
03/17/1986
|
Title:
|
METHOD FOR GATE ELECTRODE FABRICATION AND SYMMETRICAL AND NON-SYMMETRICAL SELF-ALIGNED INLAY TRANSISTORS MADE THEREFROM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1987
|
Application #:
|
06841297
|
Filing Dt:
|
03/19/1986
|
Title:
|
TECHNIQUE FOR ELIMINATION OF POLYSILICON STRINGERS IN DIRECT MOAT FIELD OXIDE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1987
|
Application #:
|
06842267
|
Filing Dt:
|
03/21/1986
|
Title:
|
TEST CIRCUITRY FOR TESTING FUSE LINK PROGRAMMABLE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/1988
|
Application #:
|
06842272
|
Filing Dt:
|
03/21/1986
|
Title:
|
TEST ENABLING CIRCUIT FOR ENABLING OVERHEAD TEST CIRCUITRY IN PROGRAMMABLE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/1987
|
Application #:
|
06842520
|
Filing Dt:
|
03/17/1986
|
Title:
|
PULSE ELECTRO-MAGNETIC FIELD THERAPY DEVICE WITH AUTO BIAS CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1988
|
Application #:
|
06843346
|
Filing Dt:
|
03/24/1986
|
Title:
|
METHOD FOR PRODUCING HIGH-ASPECT RATIO HOLLOW DIFFUSED REGIONS IN A SEMICONDUCTOR BODY AND DIODE PRODUCED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/1988
|
Application #:
|
06845110
|
Filing Dt:
|
03/27/1986
|
Title:
|
UNFRAMED VIA INTERCONNECTION WITH DIELECTRIC ETCH STOP
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/1988
|
Application #:
|
06851275
|
Filing Dt:
|
04/10/1986
|
Title:
|
SEMICONDUCTOR CHIP PACKAGES HAVING SOLDER LAYERS OF ENHANCED DURABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/1988
|
Application #:
|
06852289
|
Filing Dt:
|
04/15/1986
|
Title:
|
METHOD OF MAKING A FLOATING GATE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1987
|
Application #:
|
06852290
|
Filing Dt:
|
04/15/1986
|
Title:
|
EPITAXIAL METAL SILICIDE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1987
|
Application #:
|
06853108
|
Filing Dt:
|
04/17/1986
|
Title:
|
SELF-ALIGNED INLAY TRANSISTOR WITH OR WITHOUT SOURCE AND DRAIN SELF-ALIGNED METALLIZATION EXTENSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/1988
|
Application #:
|
06853255
|
Filing Dt:
|
04/17/1986
|
Title:
|
METHOD OF FABRICATING GOLD BUMPS ON IC'S AND POWER CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/1988
|
Application #:
|
06856277
|
Filing Dt:
|
04/28/1986
|
Title:
|
METHOD OF FORMING A SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/1988
|
Application #:
|
06856280
|
Filing Dt:
|
04/28/1986
|
Title:
|
SILICON-ON-SAPPHIRE INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/1987
|
Application #:
|
06857154
|
Filing Dt:
|
04/29/1986
|
Title:
|
METHOD FOR FORMING DIELECTRICALLY ISOLATED PMOS, NMOS, PNP AND NPN TRANSISTORS ON A SILICON WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1987
|
Application #:
|
06857283
|
Filing Dt:
|
04/30/1986
|
Title:
|
HYBRID EXTENDED DRAIN CONCEPT FOR REDUCED HOT ELECTRON EFFECT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1987
|
Application #:
|
06858024
|
Filing Dt:
|
05/01/1986
|
Title:
|
INTEGRATED CIRCUITS WITH ELECTRICALLY ERASABLE ELECTRICALLY PROGRAMMABLE LATCH CIRCUITS THEREIN FOR CONTROLLING OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1987
|
Application #:
|
06860814
|
Filing Dt:
|
05/08/1986
|
Title:
|
TRANSISTOR BASE CURRENT REGULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/1988
|
Application #:
|
06863432
|
Filing Dt:
|
05/15/1986
|
Title:
|
METHOD OF MAKING A SILICON-ON-INSULATOR TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/1988
|
Application #:
|
06866530
|
Filing Dt:
|
05/23/1986
|
Title:
|
A METHOD OF FABRICATING A SUBSTRATE FOR A SEMICONDUCTOR CHIP PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/1989
|
Application #:
|
06866648
|
Filing Dt:
|
05/27/1986
|
Title:
|
ACTIVE AREA PLANARIZATION WITH SELF-ALIGNED CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/1987
|
Application #:
|
06868633
|
Filing Dt:
|
05/30/1986
|
Title:
|
BIDIRECTIONAL VERTICAL POWER MOS DEVICE AND FABRICATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/1988
|
Application #:
|
06868923
|
Filing Dt:
|
05/29/1986
|
Title:
|
PARALLEL PROCESSING SYSTEM APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1987
|
Application #:
|
06872792
|
Filing Dt:
|
06/11/1986
|
Title:
|
HERMETIC POWER CHIP PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1987
|
Application #:
|
06874393
|
Filing Dt:
|
06/16/1986
|
Title:
|
MULTIPLE-LAYER, MULTIPLE-PHASE TITANIUM/NITROGEN ADHESION/DIFFUSION BARRIER LAYER STRUCTURE FOR GOLD-BASE MICROCIRCUIT INTERCONNECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1987
|
Application #:
|
06878259
|
Filing Dt:
|
06/25/1986
|
Title:
|
METHOD OF FORMING ISOLATION REGIONS IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/1988
|
Application #:
|
06880031
|
Filing Dt:
|
06/30/1986
|
Title:
|
ARTICLE TRANSFER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/1988
|
Application #:
|
06882857
|
Filing Dt:
|
07/07/1986
|
Title:
|
PASSIVATION WITH A LOW OXYGEN INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/1988
|
Application #:
|
06883279
|
Filing Dt:
|
07/07/1986
|
Title:
|
HIGH VOLTAGE IC BIPOLAR TRANSISTORS OPERABLE TO BVCBO AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1987
|
Application #:
|
06885165
|
Filing Dt:
|
07/14/1986
|
Title:
|
TEST MASK FOR DETERMINING ALIGNMENT OF AN AUTOMATIC IC MASK TESTING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1987
|
Application #:
|
06885744
|
Filing Dt:
|
07/21/1986
|
Title:
|
HIGH CURRENT LATERAL TRANSISTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/1988
|
Application #:
|
06889209
|
Filing Dt:
|
07/25/1986
|
Title:
|
CONSTANT CURRENT LOAD AND LEVEL SHIFTER CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1987
|
Application #:
|
06890050
|
Filing Dt:
|
07/28/1986
|
Title:
|
ELECTROLESS NICKEL PLATING COMPOSITION AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1987
|
Application #:
|
06890275
|
Filing Dt:
|
07/29/1986
|
Title:
|
CMOS INPUT LEVEL SHIFTING BUFFER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/1988
|
Application #:
|
06891058
|
Filing Dt:
|
07/31/1986
|
Title:
|
METHOD AND APPARATUS FOR IMPROVED METAL-INSULATOR-SEMICONDUCTOR DEVICE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/1988
|
Application #:
|
06891170
|
Filing Dt:
|
07/31/1986
|
Title:
|
METHOD FOR DETERMINING STRUCTURAL DEFECTS IN SEMICONDUCTOR WAFERS BY ULTRASONIC MICROSCOPY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/1988
|
Application #:
|
06892652
|
Filing Dt:
|
08/04/1986
|
Title:
|
ILLUMINATOR FOR VISUAL INSPECTION OF CURVED SPECULAR SURFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/1989
|
Application #:
|
06892702
|
Filing Dt:
|
08/01/1986
|
Title:
|
ALTERNATING CURRENT POWER LOSS DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/1988
|
Application #:
|
06892739
|
Filing Dt:
|
07/31/1986
|
Title:
|
POWER SEMICONDUCTOR DEVICE WITH MAIN CURRENT SECTION AND EMULATION CURRENT SECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/1988
|
Application #:
|
06895365
|
Filing Dt:
|
08/11/1986
|
Title:
|
ARC GAP FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/1988
|
Application #:
|
06896097
|
Filing Dt:
|
08/13/1986
|
Title:
|
LOW NOISE CURRENT SPECTRAL DENSITY INPUT BIAS CURRENT CANCELLATION SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1987
|
Application #:
|
06896103
|
Filing Dt:
|
08/13/1986
|
Title:
|
LOW POWER SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/1987
|
Application #:
|
06898082
|
Filing Dt:
|
08/20/1986
|
Title:
|
TAPE AUTOMATED MANUFACTURE OF POWER SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/1989
|
Application #:
|
06900520
|
Filing Dt:
|
08/26/1986
|
Title:
|
MEMORY CELL CIRCUIT HAVING RADIATION HARDNESS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/1988
|
Application #:
|
06901841
|
Filing Dt:
|
08/28/1986
|
Title:
|
LOGIC STATE TRANSITION DETECTION CIRCUIT FOR CMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/1988
|
Application #:
|
06903785
|
Filing Dt:
|
09/05/1986
|
Title:
|
THERMALLY COUPLED INFORMATION TRANSMISSION ACROSS ELECTRICAL ISOLATION BOUNDARIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/1988
|
Application #:
|
06904156
|
Filing Dt:
|
09/05/1986
|
Title:
|
RADIATION HARD MEMORY CELL CIRCUIT WITH HIGH INVERTER IMPEDANCE RATIO
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/1991
|
Application #:
|
06904271
|
Filing Dt:
|
09/05/1986
|
Title:
|
RADIATION HARD MEMORY CELL STRUCTURE WITH DRAIN SHIELDING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/1988
|
Application #:
|
06905077
|
Filing Dt:
|
09/09/1986
|
Title:
|
PROCESS OF FORMING A RESIST STRUCTURE ON SUBSTRATE HAVING TOPO- GRAPHICAL FEATURES USING POSITIVE PHOTORESIST LAYER AND POLY (VINLYPYRROLIDONE) OVERLAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/1989
|
Application #:
|
06908489
|
Filing Dt:
|
09/17/1986
|
Title:
|
DIGITAL MULTIPLIER ARCHITECTURE WITH TRIPLE ARRAY SUMMATION OF PARTIAL PRODUCTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/1988
|
Application #:
|
06911423
|
Filing Dt:
|
09/25/1986
|
Title:
|
METHOD OF MAKING SILICON-ON-SAPPHIRE SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1987
|
Application #:
|
06913325
|
Filing Dt:
|
09/30/1986
|
Title:
|
METHOD OF FORMING TAPERED CONTACT OPENINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/1989
|
Application #:
|
06913785
|
Filing Dt:
|
09/30/1986
|
Title:
|
IGT AND MOSFET DEVICES HAVING REDUCED CHANNEL WIDTH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/1988
|
Application #:
|
06914524
|
Filing Dt:
|
10/03/1986
|
Title:
|
ESD PROTECTION NETWORK FOR IGFET CIRCUITS WITH SCR PREVENTION GUARD RINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/1988
|
Application #:
|
06915985
|
Filing Dt:
|
10/03/1986
|
Title:
|
INTEGRATED LATERAL PNP TRANSISTOR AND CURRENT LIMITING RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/1987
|
Application #:
|
06916070
|
Filing Dt:
|
10/06/1986
|
Title:
|
EFFICIENCY SWITCHING VOLTAGE CONVERTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/1988
|
Application #:
|
06916846
|
Filing Dt:
|
10/07/1986
|
Title:
|
ALIGNMENT KEY AND METHOD OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/1988
|
Application #:
|
06916869
|
Filing Dt:
|
10/09/1986
|
Title:
|
REDUCED PARALLEL EXCLUSIVE OR AND EXCLUSIVE NOR GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/1988
|
Application #:
|
06917160
|
Filing Dt:
|
10/09/1986
|
Title:
|
STETHOSCOPE HAVING PSEUDOSTEREOPHONIC BINAURAL ENHANCEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/1988
|
Application #:
|
06917441
|
Filing Dt:
|
10/07/1986
|
Title:
|
FRONT END STAGE OF AN OPERATIONAL AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1987
|
Application #:
|
06919465
|
Filing Dt:
|
10/16/1986
|
Title:
|
DIELECTRIC FOR LASER TRIMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1987
|
Application #:
|
06924865
|
Filing Dt:
|
10/30/1986
|
Title:
|
BIDIRECTIONAL VERTICAL POWER MOS DEVICE AND FABRICATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1987
|
Application #:
|
06925982
|
Filing Dt:
|
11/03/1986
|
Title:
|
CONSTANT RATIO, SIZE INSENSITIVE, CAPACITOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1987
|
Application #:
|
06935372
|
Filing Dt:
|
11/26/1986
|
Title:
|
METHOD OF FABRICATING A TWIN TUB CMOS DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/1988
|
Application #:
|
06935389
|
Filing Dt:
|
11/26/1986
|
Title:
|
DECODER CIRCUITRY WITH REDUCED NUMBER INVERTERS AND BUS LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/1988
|
Application #:
|
06935470
|
Filing Dt:
|
11/26/1986
|
Title:
|
MINIMAL MASK PROCESS FOR FABRICATING A LATERAL INSULATED GATE SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/1988
|
Application #:
|
06936609
|
Filing Dt:
|
12/01/1986
|
Title:
|
METHOD OF ENHANCING SILICON ETCHING CAPABILITY OF ALKALI HYDROXIDE THROUGH THE ADDITION OF POSITIVE VALENCE IMPURITY IONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/1990
|
Application #:
|
06940167
|
Filing Dt:
|
12/10/1986
|
Title:
|
MEMORY CELL FOR A DENSE EPROM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/1988
|
Application #:
|
06944399
|
Filing Dt:
|
12/19/1986
|
Title:
|
REGULATOR CIRCUIT FOR CONVENTING ALTERNATING INPUT TO A CONSTANT DIRECT OUTPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/1989
|
Application #:
|
06947151
|
Filing Dt:
|
12/29/1986
|
Title:
|
FABRICATION OF LARGE POWER SEMICONDUCTOR COMPOSITE BY WAFER INTERCONNECTION OF INDIVIDUAL DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/1988
|
Application #:
|
06947749
|
Filing Dt:
|
12/30/1986
|
Title:
|
TECHNIQUE FOR FORMING ELECTRIC FIELD SHIELDING LAYER IN OXYGEN- IMPLANTED SILICON SUBSTRATE
|
|