|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/1988
|
Application #:
|
07000377
|
Filing Dt:
|
01/05/1987
|
|
Title:
|
FABRICATION OF VERTICAL NPN AND PNP BIPOLAR TRANSISTORS IN MONOLITHIC SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/1988
|
Application #:
|
07000778
|
Filing Dt:
|
01/06/1987
|
|
Title:
|
PROCESS FOR PERFORMING VARIABLE SELECTIVITY POLYSILICON ETCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/1988
|
Application #:
|
07003170
|
Filing Dt:
|
01/14/1987
|
|
Title:
|
RATIOED POWER ON RESET CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/1989
|
Application #:
|
07003678
|
Filing Dt:
|
01/15/1987
|
|
Title:
|
LATERAL CHARGE CONTROL SEMICONDUCTOR DEVICE AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/1988
|
Application #:
|
07007034
|
Filing Dt:
|
01/27/1987
|
|
Title:
|
MOSFET STRUCTURE WITH SUBSTRATE COUPLED SOURCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1987
|
Application #:
|
07007858
|
Filing Dt:
|
01/28/1987
|
|
Title:
|
APPARATUS AND METHOD FOR MAINTAINING A UNIFORM ETCHING SOLUTION COMPOSITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/1988
|
Application #:
|
07013529
|
Filing Dt:
|
02/11/1987
|
|
Title:
|
METHOD OF FORMING A PATTERNED GLASS LAYER OVER THE SURFACE OF A SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/1988
|
Application #:
|
07013851
|
Filing Dt:
|
02/12/1987
|
|
Title:
|
PROGRAMMABLE LOGIC DEVICE WITH PROGRAMMABLE SIGNAL INHIBITION AND INVERSION MEANS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/1989
|
Application #:
|
07014196
|
Filing Dt:
|
02/12/1987
|
|
Title:
|
VERTICAL MOSFET WITH REDUCED BIPOLAR EFFECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/1988
|
Application #:
|
07015478
|
Filing Dt:
|
02/17/1987
|
|
Title:
|
CAPACITOR AND METHOD FOR MAKING SAME WITH HIGH YIELD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/1988
|
Application #:
|
07018314
|
Filing Dt:
|
02/24/1987
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH SOURCE AND DRAIN DEPTH EXTENDERS AND A METHOD OF MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/1989
|
Application #:
|
07019697
|
Filing Dt:
|
02/27/1987
|
|
Title:
|
METHOD FOR FORMING PLANARIZED INTERCONNECT LEVEL USING SELECTIVE DEPOSITION AND ION IMPLANTATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/1989
|
Application #:
|
07025036
|
Filing Dt:
|
03/12/1987
|
|
Title:
|
INSULATED GATE SEMICONDUCTOR DEVICE WITH EXTRA SHORT GRID AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/1991
|
Application #:
|
07025435
|
Filing Dt:
|
03/13/1987
|
|
Title:
|
DOUBLE LEVEL CONDUCTOR STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/1989
|
Application #:
|
07025539
|
Filing Dt:
|
03/13/1987
|
|
Title:
|
PROCESS FOR THE FABRICATION OF A VERTICAL CONTACT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/1989
|
Application #:
|
07027940
|
Filing Dt:
|
03/19/1987
|
|
Title:
|
FAST VOLTAGE REFERENCE STABILIZATION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/1989
|
Application #:
|
07032367
|
Filing Dt:
|
03/31/1987
|
|
Title:
|
ISOLATION FOR TRANSISTOR DEVICES HAVING A PILOT STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/1988
|
Application #:
|
07033378
|
Filing Dt:
|
04/02/1987
|
|
Title:
|
DIELECTRICALLY ISOLATED PMOS, NMOS, PNP AND NPN TRANSISTORS ON A SILICON WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/1989
|
Application #:
|
07033940
|
Filing Dt:
|
04/03/1987
|
|
Title:
|
VERTICAL DOUBLE DIFFUSED METAL OXIDE SEMICONDUCTOR VDMOS DEVICE WITH INCREASED SAFE OPERATING AREA AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/1989
|
Application #:
|
07033952
|
Filing Dt:
|
04/03/1987
|
|
Title:
|
VERTICAL DOUBLE DIFFUSED METAL OXIDE SEMICONDUCTOR (VDMOS) DEVICE INCLUDING HIGH VOLTAGE JUNCTION EXHIBITING INCREASED SAFE OPERATING AREA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/1989
|
Application #:
|
07036058
|
Filing Dt:
|
04/09/1987
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING TURN-ON AND TURN-OFF CAPABILITIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/1989
|
Application #:
|
07036508
|
Filing Dt:
|
04/09/1987
|
|
Title:
|
AREA FEATURE SORTING MECHANISM FOR NEIGHBORHOOD-BASED PROXIMITY CORRECTION IN LITHOGRAPHY PROCESSING OF INTEGRATED CIRCUIT PATTERNS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/1990
|
Application #:
|
07040168
|
Filing Dt:
|
04/20/1987
|
|
Title:
|
SWITCHED CAPACITOR FILTER FOR USE WITH A DIGITAL-TO-ANALOG (D/A) CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/1988
|
Application #:
|
07040693
|
Filing Dt:
|
04/17/1987
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING RAPID REMOVAL OF MAJORITY CARRIERS FROM AN ACTIVE BASE REGION THEREOF AT DEVICE TURN-OFF AND METHOD OF FABRICATING THIS DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/1988
|
Application #:
|
07041565
|
Filing Dt:
|
04/23/1987
|
|
Title:
|
OPTICAL REFLECTANCE METHOD OF EXAMINING A SIMOX ARTICLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/1988
|
Application #:
|
07042135
|
Filing Dt:
|
04/24/1987
|
|
Title:
|
USING A RAPID THERMAL PROCESS FOR MANUFACTURING A WAFER BONDED SOI SEMICONDUCTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/1988
|
Application #:
|
07045494
|
Filing Dt:
|
05/04/1987
|
|
Title:
|
INTEGRATED CIRCUIT FOR CONTROLLING POWER CONVERTER BY FREQUENCY MODULATION AND PULSE WIDTH MODULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/1987
|
Application #:
|
07045526
|
Filing Dt:
|
05/04/1987
|
|
Title:
|
METHOD OF ENSURING ADHESION OF CHEMICALLY VAPOR DEPOSITED OXIDE TO GOLD INTEGRATED CIRCUIT INTERCONNECT LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/1988
|
Application #:
|
07046691
|
Filing Dt:
|
05/07/1987
|
|
Title:
|
LARGE SIGNAL OUTPUT CURRENT ENHANCEMENT FOR A DIFFERENTIAL PAIR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/1988
|
Application #:
|
07047739
|
Filing Dt:
|
05/08/1987
|
|
Title:
|
ACTIVATION OF REFRACTORY METAL SURFACES FOR ELECTROLESS PLATING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/1987
|
Application #:
|
07048482
|
Filing Dt:
|
05/05/1987
|
|
Title:
|
STRUCTURE FOR HIGH BREAKDOWN PN DIODE WITH RELATIVELY HIGH SURFACE DOPING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/1988
|
Application #:
|
07048704
|
Filing Dt:
|
05/12/1987
|
|
Title:
|
SEMICONDUCTOR DEVICE THAT MINIMIZES THE LEAKAGE CURRENTS ASSOCIATED WITH THE PARASITIC EDGE TRANSISTORS AND A METHOD OF MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/1989
|
Application #:
|
07048857
|
Filing Dt:
|
05/12/1987
|
|
Title:
|
TREATMENT OF PLANARIZING LAYER IN MULTILAYER ELECTRON BEAM RESIST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/1989
|
Application #:
|
07049637
|
Filing Dt:
|
05/13/1987
|
|
Title:
|
BONDING TECHNIQUE TO JOIN TWO OR MORE SILICON WAFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/1989
|
Application #:
|
07051359
|
Filing Dt:
|
05/19/1987
|
|
Title:
|
MONOLITHICALLY INTEGRATED SEMICONDUCTOR DEVICE AND PROCESS FOR FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/1989
|
Application #:
|
07051386
|
Filing Dt:
|
05/19/1987
|
|
Title:
|
PERFORMING BINARY MULTIPLICATION USING MINIMAL PATH ALGORITHM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/1989
|
Application #:
|
07051424
|
Filing Dt:
|
05/19/1987
|
|
Title:
|
MONOLITHICALLY INTEGRATED INSULATED GATE SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/1989
|
Application #:
|
07051427
|
Filing Dt:
|
05/19/1987
|
|
Title:
|
MONOLITHICALLY INTEGRATED LATERAL INSULATED GATE SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/1989
|
Application #:
|
07051430
|
Filing Dt:
|
05/19/1987
|
|
Title:
|
MONOLITHICALLY INTEGRATED SEMICONDUCTOR DEVICE HAVING BIDIRECTIONAL CONDUCTING CAPABILITY AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/1988
|
Application #:
|
07055220
|
Filing Dt:
|
05/29/1987
|
|
Title:
|
METHOD OF MAKING INTEGRATED CIRCUIT WITH PAIR OF MOS FIELD EFFECT TRANSISTORS SHARING COMMON SOURCE/DRAIN REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/1988
|
Application #:
|
07055356
|
Filing Dt:
|
05/29/1987
|
|
Title:
|
MULTIPLE LAYER, TUNGSTEN/TITANIUM/TITANIUM NITRIDE ADHESION/DIFFUSION BARRIER LAYER STRUCTURE FOR GOLD-BASE MICROCIRCUIT INTERCONNECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/1988
|
Application #:
|
07055545
|
Filing Dt:
|
05/29/1987
|
|
Title:
|
ZENER REFERENCED VOLTAGE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/1989
|
Application #:
|
07057398
|
Filing Dt:
|
05/12/1987
|
|
Title:
|
SELF-ALIGNED CONTACT FOR MOS PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/1988
|
Application #:
|
07060490
|
Filing Dt:
|
06/11/1987
|
|
Title:
|
SELF-ALIGNED BARRIER METAL AND OXIDATION MASK METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/1988
|
Application #:
|
07062309
|
Filing Dt:
|
06/15/1987
|
|
Title:
|
SELF-ALIGNED CONTACTS FOR BIPOLAR PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/1989
|
Application #:
|
07064133
|
Filing Dt:
|
06/19/1987
|
|
Title:
|
METHOD OF MAKING A POWER IC STRUCTURE WITH ENHANCEMENT AND/OR CMOS LOGIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/1989
|
Application #:
|
07067838
|
Filing Dt:
|
06/29/1987
|
|
Title:
|
DIELECTRIC ISOLATION PROCESS USING DOUBLE WAFER BONDING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/1989
|
Application #:
|
07069806
|
Filing Dt:
|
07/06/1987
|
|
Title:
|
METAL OXIDE SEMICONDUCTOR GATED TURN OFF THYRISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/1988
|
Application #:
|
07073371
|
Filing Dt:
|
07/10/1987
|
|
Title:
|
METHOD OF LASER SOLDERING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/1989
|
Application #:
|
07073897
|
Filing Dt:
|
07/13/1987
|
|
Title:
|
BURIED LATERAL DIODE AND METHOD FOR MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/1989
|
Application #:
|
07075641
|
Filing Dt:
|
07/20/1987
|
|
Title:
|
CONTROLLED SWITCHING CMOS OUTPUT BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/1989
|
Application #:
|
07077711
|
Filing Dt:
|
07/24/1987
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/1988
|
Application #:
|
07081076
|
Filing Dt:
|
08/03/1987
|
|
Title:
|
STATIC CMOS PROGRAMMABLE LOGIC ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/1989
|
Application #:
|
07084464
|
Filing Dt:
|
08/12/1987
|
|
Title:
|
PHOTOLITHOGRAPHY OVER REFLECTIVE SUBSTRATES COMPRISING A TITANIUM NITRIDE LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/1990
|
Application #:
|
07084556
|
Filing Dt:
|
08/11/1987
|
|
Title:
|
TECHNIQUE FOR ELIMINATION OF POLYSILICON STRINGERS IN DIRECT MOAT FIELD OXIDE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/1988
|
Application #:
|
07085922
|
Filing Dt:
|
08/17/1987
|
|
Title:
|
TIMING AND CONTROL CIRCUITRY FOR FLASH ANALOG TO DIGITAL CONVERTERS WITH DYNAMIC ENCODERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/1989
|
Application #:
|
07088353
|
Filing Dt:
|
08/24/1987
|
|
Title:
|
LATERAL METAL-OXIDE-SEMICONDUCTOR CONTROLLED TRIACS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/1990
|
Application #:
|
07092975
|
Filing Dt:
|
09/02/1987
|
|
Title:
|
DOUBLE EPITAXIAL METHOD OF FABRICATING SEMICONDUCTOR DEVICES ON BONDED WAFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/1991
|
Application #:
|
07093655
|
Filing Dt:
|
09/08/1987
|
|
Title:
|
LOW REFLECTANCE CONDUCTOR IN AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/1989
|
Application #:
|
07098756
|
Filing Dt:
|
09/17/1987
|
|
Title:
|
INSULATED-GATE SEMICONDUCTOR DEVICE WITH IMPROVED BASE-TO-SOURCE ELECTRODE SHORT AND METHOD OF FABRICATING SAID SHORT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/1989
|
Application #:
|
07103620
|
Filing Dt:
|
09/30/1987
|
|
Title:
|
CHIP CARRIER SOLDERING PALLET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/1989
|
Application #:
|
07104002
|
Filing Dt:
|
10/02/1987
|
|
Title:
|
METHOD OF FILLING INTERLEVEL DIELECTRIC VIA OR CONTACT HOLES IN MULTILEVEL VLSI METALLIZATION STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/1988
|
Application #:
|
07104405
|
Filing Dt:
|
10/05/1987
|
|
Title:
|
IMPEDANCE TRANSFORMING CIRCUIT FOR MULTIBIT PARALLEL DIGITAL CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/1989
|
Application #:
|
07104406
|
Filing Dt:
|
10/05/1987
|
|
Title:
|
DIGITAL TO ANALOG CONVERTER WITH SWITCH FUNCTION COMPENSATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/1989
|
Application #:
|
07106071
|
Filing Dt:
|
10/07/1987
|
|
Title:
|
CELL BASED ALU WITH TREE STRUCTURED CARRY, INVERTING LOGIC AND BALANCED LOADING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/1989
|
Application #:
|
07108656
|
Filing Dt:
|
10/15/1987
|
|
Title:
|
DETERMINATION OF SUBSTRATE TEMPERATURE USED DURING OXYGEN IMPLANTATION OF SIMOX WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/1989
|
Application #:
|
07110775
|
Filing Dt:
|
10/21/1987
|
|
Title:
|
CONDUCTIVITY-MODULATED FET WITH IMPROVED PINCH OFF-RON PERFORMANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/1989
|
Application #:
|
07118251
|
Filing Dt:
|
11/09/1987
|
|
Title:
|
OPERATIONAL AMPLIFIER HAVING LOW DC CURRENT INPUT CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/1989
|
Application #:
|
07120422
|
Filing Dt:
|
11/13/1987
|
|
Title:
|
CMOS VOLTAGE DIVIDER CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/1989
|
Application #:
|
07121183
|
Filing Dt:
|
11/16/1987
|
|
Title:
|
METHOD OF MAKING MO/TIW OR W/TIW OHMIC CONTACTS TO SILICON SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1992
|
Application #:
|
07123056
|
Filing Dt:
|
11/18/1987
|
|
Title:
|
STRUCTURE AND METHOD FOR PREVENTING LATCH-UP IN INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/1989
|
Application #:
|
07124393
|
Filing Dt:
|
11/20/1987
|
|
Title:
|
CHIP CARRIER AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/1991
|
Application #:
|
07124807
|
Filing Dt:
|
11/24/1987
|
|
Title:
|
CELL BASED ADDER WITH TREE STRUCTURED CARRY, INVERTING LOGIC AND BALANCED LOADING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/1989
|
Application #:
|
07130521
|
Filing Dt:
|
12/09/1987
|
|
Title:
|
HIGH VOLTAGE IC BIPOLAR TRANSISTORS OPERABLE TO BVCBO AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/1989
|
Application #:
|
07132186
|
Filing Dt:
|
12/14/1987
|
|
Title:
|
SPEED ENHANCEMENT FOR MULTIPLIERS USING MINIMAL PATH ALGORITHM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/1990
|
Application #:
|
07134585
|
Filing Dt:
|
12/14/1987
|
|
Title:
|
DENSE EPROM HAVING SERIALLY COUPLED FLOATING GATE TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/1989
|
Application #:
|
07137314
|
Filing Dt:
|
12/23/1987
|
|
Title:
|
HIGH TEMPERATURE ANNEALING TO IMPROVE SIMOX CHARACTERISTICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/1989
|
Application #:
|
07143328
|
Filing Dt:
|
01/13/1988
|
|
Title:
|
METHOD OF PACKAGING A NON-CONTACT I/O SIGNAL TRANSMISSION INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/1989
|
Application #:
|
07148209
|
Filing Dt:
|
01/22/1988
|
|
Title:
|
ION IMPLANTATION METHOD AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/1990
|
Application #:
|
07149514
|
Filing Dt:
|
01/28/1988
|
|
Title:
|
ANALOG TO DIGITAL CONVERTER WITH INTEGRAL LINEARITY ERROR COMPENSATION AND METHOD OF OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/1990
|
Application #:
|
07151045
|
Filing Dt:
|
02/01/1988
|
|
Title:
|
METALLIZATION CONTACT SYSTEM FOR LARGE SCALE INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/1990
|
Application #:
|
07151184
|
Filing Dt:
|
02/01/1988
|
|
Title:
|
ION IMPLANTED JFET WITH SELF-ALIGNED SOURCE AND DRAIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/1989
|
Application #:
|
07152703
|
Filing Dt:
|
02/05/1988
|
|
Title:
|
HIGH VOLTAGE INTEGRATED CIRCUIT DEVICES ELECTRICALLY ISOLATED FROM AN INTEGRATED CIRCUIT SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/1991
|
Application #:
|
07163534
|
Filing Dt:
|
03/17/1988
|
|
Title:
|
SOFT START SOLID STATE SWITCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/1990
|
Application #:
|
07164342
|
Filing Dt:
|
03/04/1988
|
|
Title:
|
ISOLATED GATE MESFET AND METHOD OF MAKING AND TRIMMING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/1990
|
Application #:
|
07166483
|
Filing Dt:
|
03/10/1988
|
|
Title:
|
HIGH SPEED APPARATUS FOR A SINGLE LATCH FLASH ANALOG-TO-DIGITAL CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/1991
|
Application #:
|
07173498
|
Filing Dt:
|
03/25/1988
|
|
Title:
|
STRUCTURE FOR A COMPLEMENTARY-SYMMETRY COMFET PAIR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/1990
|
Application #:
|
07173918
|
Filing Dt:
|
03/28/1988
|
|
Title:
|
FABRICATION METHOD AND STRUCTURE FOR FIELD ISOLATION IN FIELD EFFECT TRANSISTORS ON INTEGRATED CIRCUIT CHIPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/1991
|
Application #:
|
07176323
|
Filing Dt:
|
03/31/1988
|
|
Title:
|
DECODER ERROR PREVENTION APPARATUS FOR USE IN FLASH ANALOG-TO-DIGITAL CONVERTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/1990
|
Application #:
|
07178045
|
Filing Dt:
|
04/05/1988
|
|
Title:
|
SELF-CHARACTERIZING ANALOG-TO-DIGITAL CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/1990
|
Application #:
|
07178982
|
Filing Dt:
|
04/21/1988
|
|
Title:
|
TRUNCATED PRODUCT PARTIAL CANONICAL SIGNED DIGIT MULTIPLIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/1989
|
Application #:
|
07179441
|
Filing Dt:
|
04/08/1988
|
|
Title:
|
SIMPLE AUTOMATED DISCRETIONARY BONDING OF MULTIPLE PARALLEL ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/1990
|
Application #:
|
07181718
|
Filing Dt:
|
04/14/1988
|
|
Title:
|
SELF-PLANARIZED GOLD INTERCONNECT LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/1990
|
Application #:
|
07182602
|
Filing Dt:
|
04/18/1988
|
|
Title:
|
CELL STACK FOR VARIABLE DIGIT WIDTH SERIAL ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/1990
|
Application #:
|
07186983
|
Filing Dt:
|
04/27/1988
|
|
Title:
|
LOW NOISE, HIGH FREQUENCY SYNCHRONOUS RECTIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/1989
|
Application #:
|
07187268
|
Filing Dt:
|
04/28/1988
|
|
Title:
|
METHOD OF ETCHING SILICON BY ENHANCING SILICON ETCHING CAPABILITY OF ALKALLI HYDROXIDE THROUGH THE ADDITION OF POSITIVE VALENCE IMPURITY IONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/1990
|
Application #:
|
07187869
|
Filing Dt:
|
04/29/1988
|
|
Title:
|
DIGITAL FILTER EMPLOYING PARALLEL PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/1991
|
Application #:
|
07188888
|
Filing Dt:
|
05/02/1988
|
|
Title:
|
METAL OXIDE SEMICONDUCTOR GATED TURN-OFF THYRISTOR INCLUDING A LOW LIFETIME REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/1990
|
Application #:
|
07190903
|
Filing Dt:
|
05/06/1988
|
|
Title:
|
METHOD OF MAKING SYMMERTICAL BLOCKING HIGH VOLTAGE BREAKDOWN SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/1990
|
Application #:
|
07195265
|
Filing Dt:
|
05/18/1988
|
|
Title:
|
METHOD AND APPARATUS FOR COMPUTING SQUARE ROOTS OF BINARY NUMBERS
|
|
