USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	049648/0410			Pages:	3
		Recorded:	07/01/2019
Attorney Dkt #:	TW0036_12090-US-1
Conveyance:	CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).

Total properties: 18

Patent #:	7262096	Issue Dt:	08/28/2007	Application #:	11163818	Filing Dt:	10/31/2005
Publication #:	US20060040440	Pub Dt:	02/23/2006
Title:	NAND FLASH MEMORY CELL ROW AND MANUFACTURING METHOD THEREOF

Patent #:	7316956	Issue Dt:	01/08/2008	Application #:	11163892	Filing Dt:	11/03/2005
Publication #:	US20060252210	Pub Dt:	11/09/2006
Title:	METHOD FOR FABRICATING SEMICONDUCTOR DEVICE AND WIRE WITH SILICIDE

Patent #:	7268055	Issue Dt:	09/11/2007	Application #:	11163980	Filing Dt:	11/07/2005
Publication #:	US20060252203	Pub Dt:	11/09/2006
Title:	METHOD OF FABRICATING SEMICONDUCTOR DEVICE

Patent #:	7102193	Issue Dt:	09/05/2006	Application #:	11164063	Filing Dt:	11/09/2005
Title:	NON-VOLATILE MEMORY AND FABRICATING METHOD THEREOF

Patent #:	7226851	Issue Dt:	06/05/2007	Application #:	11164134	Filing Dt:	11/11/2005
Publication #:	US20060292850	Pub Dt:	12/28/2006
Title:	METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE AND NON-VOLATILE MEMORY

Patent #:	7148107	Issue Dt:	12/12/2006	Application #:	11164211	Filing Dt:	11/15/2005
Title:	METHOD OF FABRICATING NON-VOLATILE MEMORY

Patent #:	7273787	Issue Dt:	09/25/2007	Application #:	11164332	Filing Dt:	11/18/2005
Publication #:	US20060281251	Pub Dt:	12/14/2006
Title:	METHOD FOR MANUFACTURING GATE DIELECTRIC LAYER

Patent #:	7442980	Issue Dt:	10/28/2008	Application #:	11164825	Filing Dt:	12/07/2005
Publication #:	US20070001257	Pub Dt:	01/04/2007
Title:	ANTI-PUNCH-THROUGH SEMICONDUCTOR DEVICE

Patent #:	7285450	Issue Dt:	10/23/2007	Application #:	11306248	Filing Dt:	12/21/2005
Publication #:	US20060286752	Pub Dt:	12/21/2006
Title:	METHOD OF FABRICATING NON-VOLATILE MEMORY

Patent #:	7445993	Issue Dt:	11/04/2008	Application #:	11306254	Filing Dt:	12/21/2005
Publication #:	US20060286749	Pub Dt:	12/21/2006
Title:	METHOD OF FABRICATING NON-VOLATILE MEMORY

Patent #:	7405124	Issue Dt:	07/29/2008	Application #:	11306384	Filing Dt:	12/27/2005
Publication #:	US20070072370	Pub Dt:	03/29/2007
Title:	FABRICATING METHOD OF NON-VOLATILE MEMORY

Patent #:	7335940	Issue Dt:	02/26/2008	Application #:	11307010	Filing Dt:	01/19/2006
Publication #:	US20060275985	Pub Dt:	12/07/2006
Title:	FLASH MEMORY AND MANUFACTURING METHOD THEREOF

Patent #:	7239555	Issue Dt:	07/03/2007	Application #:	11308018	Filing Dt:	03/03/2006
Publication #:	US20070133306	Pub Dt:	06/14/2007
Title:	ERASING METHOD FOR NON-VOLATILE MEMORY

Patent #:	7341913	Issue Dt:	03/11/2008	Application #:	11308183	Filing Dt:	03/10/2006
Publication #:	US20070148861	Pub Dt:	06/28/2007
Title:	METHOD OF MANUFACTURING NON-VOLATILE MEMORY

Patent #:	7183607	Issue Dt:	02/27/2007	Application #:	11308621	Filing Dt:	04/13/2006
Title:	NON-VOLATILE MEMORY STRUCTURE

Patent #:	7218981	Issue Dt:	05/15/2007	Application #:	11401900	Filing Dt:	04/12/2006
Publication #:	US20070129833	Pub Dt:	06/07/2007
Title:	DISPATCH INTEGRATION SYSTEM AND METHOD BASED ON SEMICONDUCTOR MANUFACTURING

Assignor

Exec Dt:

08/09/2010

Assignee

NO.12, LI-HSIN ROAD 1, HSINCHU SCIENCE PARK,

HSINCHU, TAIWAN

Correspondence name and address
	JCIPRNET
	P.O. BOX 600 TAIPEI GUTING
	TAIPEI CITY, 10099 TAIWAN

Search Results as of: 05/30/2024 04:10 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6