skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:048167/0414   Pages: 15
Recorded: 01/29/2019
Attorney Dkt #:GEN074412 (#1)
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 12
1
Patent #:
Issue Dt:
02/16/2010
Application #:
11761804
Filing Dt:
06/12/2007
Publication #:
Pub Dt:
12/20/2007
Title:
METHODS AND SYSTEMS FOR RELIABLE DATA TRANSMISSION USING SELECTIVE RETRANSMISSION
2
Patent #:
Issue Dt:
03/15/2011
Application #:
11761827
Filing Dt:
06/12/2007
Publication #:
Pub Dt:
12/20/2007
Title:
TOKEN BASED FLOW CONTROL FOR DATA COMMUNICATION
3
Patent #:
Issue Dt:
01/14/2014
Application #:
11761865
Filing Dt:
06/12/2007
Publication #:
Pub Dt:
12/27/2007
Title:
SECURE HANDLE FOR INTRA- AND INTER-PROCESSOR COMMUNICATIONS
4
Patent #:
Issue Dt:
08/03/2010
Application #:
11853306
Filing Dt:
09/11/2007
Publication #:
Pub Dt:
03/12/2009
Title:
HIGH PERFORMANCE NETWORK ADAPTER (HPNA)
5
Patent #:
Issue Dt:
09/22/2009
Application #:
11975275
Filing Dt:
10/17/2007
Publication #:
Pub Dt:
04/23/2009
Title:
MEMORY EMULATION USING RESISTIVITY-SENSITIVE MEMORY
6
Patent #:
Issue Dt:
10/05/2010
Application #:
12315445
Filing Dt:
12/03/2008
Publication #:
Pub Dt:
04/23/2009
Title:
TRANSIENT STORAGE DEVICE EMULATION USING RESISTIVITY-SENSITIVE MEMORY
7
Patent #:
Issue Dt:
01/25/2011
Application #:
12586059
Filing Dt:
09/16/2009
Publication #:
Pub Dt:
01/14/2010
Title:
MEMORY EMULATION USING RESISTIVITY SENSITIVE MEMORY
8
Patent #:
Issue Dt:
11/22/2011
Application #:
12924821
Filing Dt:
10/05/2010
Publication #:
Pub Dt:
02/03/2011
Title:
SYSTEM USING NON-VOLATILE RESISTIVITY-SENSITIVE MEMORY FOR EMULATION OF EMBEDDED FLASH MEMORY
9
Patent #:
Issue Dt:
09/18/2012
Application #:
13303006
Filing Dt:
11/22/2011
Publication #:
Pub Dt:
03/22/2012
Title:
INTEGRATED CIRCUITS USING NON VOLATILE RESISTIVITY SENSITIVE MEMORY FOR EMULATION OF EMBEDDED FLASH MEMORY
10
Patent #:
Issue Dt:
11/22/2016
Application #:
14107913
Filing Dt:
12/16/2013
Publication #:
Pub Dt:
04/17/2014
Title:
SECURE HANDLE FOR INTRA- AND INTER-PROCESSOR COMMUNICATIONS
11
Patent #:
Issue Dt:
12/05/2017
Application #:
14816403
Filing Dt:
08/03/2015
Publication #:
Pub Dt:
02/04/2016
Title:
SECURE HANDLE FOR INTRA-AND INTER-PROCESSOR COMMUNICATIONS
12
Patent #:
Issue Dt:
07/03/2018
Application #:
15830334
Filing Dt:
12/04/2017
Publication #:
Pub Dt:
03/22/2018
Title:
SECURE HANDLE FOR INTRA-AND INTER-PROCESSOR COMMUNICATIONS
Assignor
1
Exec Dt:
06/19/2018
Assignee
1
10200 S. DE ANZA BLVD.
CUPERTINO, CALIFORNIA 95014
Correspondence name and address
HALL ESTILL ATTORNEYS AT LAW
100 N. BROADWAY, SUITE 2900
OKLAHOMA CITY, OK 73102

Search Results as of: 05/26/2024 02:48 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT