Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 031765/0415 | |
| Pages: | 4 |
| | Recorded: | 12/04/2013 | | |
| Attorney Dkt #: | MEIGI |
| Conveyance: | CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
4
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09162232
|
Filing Dt:
|
09/29/1998
|
|
Title:
|
METHOD OF MAKING A SEMICONDUCTOR DEVICE INCLUDING TESTING BEFORE THINNING THE SEMICONDUCTOR SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09688816
|
Filing Dt:
|
10/17/2000
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF PRODUCING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2004
|
Application #:
|
09972884
|
Filing Dt:
|
10/10/2001
|
|
Publication #:
|
|
Pub Dt:
|
04/25/2002
| | | | |
|
Title:
|
SEMICONDUCTOR CHIP, WIRING BOARD AND MANUFACTURING PROCESS THEREOF AS WELL AS SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10616981
|
Filing Dt:
|
07/11/2003
|
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
|
Title:
|
SEMICONDUCTOR CHIP, WIRING BOARD AND MANUFACTURING PROCESS THEREOF AS WELL AS SEMICONDUCTOR DEVICE
|
|
|
Assignee
|
|
|
|
|
| 1006 OAZA KADOMA, KADOMA-SHI |
| OSAKA, JAPAN 571-8501 |
|
|
Correspondence name and address
|
| |
PANASONIC PATENT CENTER
|
| |
1130 CONNECTICUT AVE., N.W., SUITE 1100
|
| |
WASHINGTON, DC 20036
|
Search Results as of:
06/15/2024 09:55 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
