|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09196571
|
Filing Dt:
|
11/19/1998
|
|
Title:
|
APPARATUS FOR CONTROLLING REFRESH OF A MULTIBANK MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
09196973
|
Filing Dt:
|
11/20/1998
|
|
Title:
|
METHODS OF FORMING CAPACITORS STRUCTURES AND DRAM CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2000
|
Application #:
|
09200001
|
Filing Dt:
|
11/25/1998
|
|
Title:
|
APPARATUS AND METHOD FOR READING STATE OF MULTISTATE NON-VOLATILE MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/29/2000
|
Application #:
|
09200007
|
Filing Dt:
|
11/25/1998
|
|
Title:
|
APPARATUS FOR PROVIDING ADDITIONAL LATENCY FOR SYNCHRONOUSLY ACCESSED MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09200153
|
Filing Dt:
|
11/25/1998
|
|
Title:
|
METHOD OF MAKING STRAIGHT WALL CONTAINERS AND THE RESULTANT CONTAINERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
09200250
|
Filing Dt:
|
11/25/1998
|
|
Title:
|
LOW-SKEW DIFFERENTIAL SIGNAL CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09201277
|
Filing Dt:
|
11/30/1998
|
|
Title:
|
SYSTEM FOR MEMORY ERROR HANDLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09201330
|
Filing Dt:
|
11/30/1998
|
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
|
Title:
|
SYSTEM TOUR GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09201490
|
Filing Dt:
|
11/30/1998
|
|
Title:
|
METHOD AND APPARATUS FOR TESTING EMISSIVE CATHODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09201519
|
Filing Dt:
|
11/30/1998
|
|
Title:
|
METHOD AND APPARATUS FOR HIGH SPEED DATA CAPTURE UTILIZING BIT-TO-BIT TIMING CORRECTION, AND MEMORY DEVICE USING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09203109
|
Filing Dt:
|
11/30/1998
|
|
Title:
|
SYSTEM TOUR GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09203173
|
Filing Dt:
|
11/30/1998
|
|
Title:
|
COMBINATION MOUSE AND TELEPHONE HANDSET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09203789
|
Filing Dt:
|
12/01/1998
|
|
Title:
|
DRIVE CIRCUIT WITH OVER-VOLTAGE PROTECTION FOR USE WITH PIXEL CELLS AND OTHER CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
09204073
|
Filing Dt:
|
12/03/1998
|
|
Title:
|
ADDRESSING SCHEME FOR A DOUBLE DATA RATE SDRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
09204074
|
Filing Dt:
|
12/03/1998
|
|
Title:
|
WRITE SCHEME FOR A DOUBLE DATA RATE SDRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09204749
|
Filing Dt:
|
12/02/1998
|
|
Title:
|
CONDUCTIVE ELECTRICAL CONTACTS, CAPACITORS, DRAMS, AND INTEGRATED CIRCUITRY, AND METHODS OF FORMING CONDUCTIVE ELECTRICAL CONTACTS, CAPACITORS, DRAMS AND INTEGRATED CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09205796
|
Filing Dt:
|
12/04/1998
|
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
|
Title:
|
ELECTRICAL DEVICE ALLOWING FOR INCREASED DEVICE DENSITIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09205896
|
Filing Dt:
|
12/04/1998
|
|
Title:
|
CORRECTION OF FIELD EFFECTS IN PHOTOLITHOGRAPHY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09206454
|
Filing Dt:
|
12/07/1998
|
|
Title:
|
APPARATUS FOR RECEIVING DATA FROM A SYNCHRONOUS RANDOM ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09206793
|
Filing Dt:
|
12/07/1998
|
|
Title:
|
METHOD FOR RECEIVING DATA FROM A SYNCHRONOUS RANDOM ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
09207138
|
Filing Dt:
|
12/08/1998
|
|
Title:
|
TWIN P-WELL CMOS IMAGER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09208906
|
Filing Dt:
|
12/10/1998
|
|
Title:
|
HERMETICALLY SEALED CHIP SCALE PACKAGES FORMED BY WAFER LEVEL FABRICATION AND ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
09209218
|
Filing Dt:
|
12/10/1998
|
|
Title:
|
BATTERY ELECTROLYTES AND BATTERIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09209587
|
Filing Dt:
|
12/11/1998
|
|
Title:
|
METHOD AND APPARATUS FOR BIT-TO-BIT TIMING CORRECTION OF A HIGH SPEED MEMORY BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09212047
|
Filing Dt:
|
12/15/1998
|
|
Title:
|
METHOD FOR CONTROLLING PIPELINED MEMORY ACCESS REQUESTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09212139
|
Filing Dt:
|
12/15/1998
|
|
Title:
|
APPARATUS FOR CONTROLLING PIPELINED MEMORY ACCESS REQUESTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09212181
|
Filing Dt:
|
12/14/1998
|
|
Title:
|
CARCASS-TRACKING APPARATUS HOUSINGS CARCASS-TRACKING APPARATUS AND CARCASS-TRACKING METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09212467
|
Filing Dt:
|
12/16/1998
|
|
Title:
|
FLASH MEMORY WITH OVERERASE PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09217065
|
Filing Dt:
|
12/21/1998
|
|
Title:
|
METHOD OF PROGRAMMING TELEPHONE NUMBERS AND IDENTIFIERS IN MULTIPLE DATABASES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
09217254
|
Filing Dt:
|
12/21/1998
|
|
Title:
|
METHOD OF PROGRAMMING TELEPHONE NUMBERS AND IDENTIFIERS IN A TELEPHONE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
09217255
|
Filing Dt:
|
12/21/1998
|
|
Title:
|
METHOD OF PROGRAMMING TELEPHONE NUMBERS AND IDENTIFIERS IN A TELEPHONE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09217874
|
Filing Dt:
|
12/21/1998
|
|
Title:
|
NON-VOLATILE DATA STORAGE UNIT AND METHOD OF CONTROLLING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09225970
|
Filing Dt:
|
01/05/1999
|
|
Title:
|
DRAM WITH INTERMEDIATE STORAGE CACHE AND SEPARATE READ AND WRITE I/O
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
09226785
|
Filing Dt:
|
01/07/1999
|
|
Title:
|
REDUCED LEAKAGE DRAM STORAGE UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09227942
|
Filing Dt:
|
01/11/1999
|
|
Title:
|
MULTI-LAYERED ADHESIVE FOR ATTACHING A SEMICONDUCTOR DIE TO A SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09228457
|
Filing Dt:
|
01/11/1999
|
|
Title:
|
LATCHING WORDLINE DRIVER FOR MULTI-BANK MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09228722
|
Filing Dt:
|
01/12/1999
|
|
Title:
|
RESPUTTERING TO ACHIEVE BETTER STEP COVERAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2004
|
Application #:
|
09228857
|
Filing Dt:
|
01/12/1999
|
|
Title:
|
RESPUTTERING TO ACHIEVE BETTER STEP COVERAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09229320
|
Filing Dt:
|
01/13/1999
|
|
Title:
|
FILMS DOPED WITH CARBON FOR USE IN INTEGRATED CIRCUIT TECHNOLOGY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2000
|
Application #:
|
09231316
|
Filing Dt:
|
01/13/1999
|
|
Title:
|
METHOD AND SYSTEM FOR INDICATING COMPUTER STATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
09234268
|
Filing Dt:
|
01/19/1999
|
|
Title:
|
METHOD AND APPARATUS FOR HIDING DATA PATH EQUILIBRATION TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09234342
|
Filing Dt:
|
01/20/1999
|
|
Title:
|
POLYMER BASED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09235567
|
Filing Dt:
|
01/22/1999
|
|
Title:
|
METHOD OF PROCESSING SEMICONDUCTIVE MATERIAL WAFERS AND METHOD OF FORMING FLIP CHIPS AND SEMICONDUCTOR CHIPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
09237484
|
Filing Dt:
|
01/26/1999
|
|
Title:
|
INTEGRATED CIRCUIT WITH TEMPERATURE DETECTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09239577
|
Filing Dt:
|
01/28/1999
|
|
Title:
|
SELF-ALIGNED CONTACTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09239599
|
Filing Dt:
|
01/29/1999
|
|
Title:
|
INTEGRATED CAPACITOR BOTTOM ELECTRODE WITH ETCH STOP LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09239633
|
Filing Dt:
|
01/29/1999
|
|
Title:
|
PROGRAMMABLE GRAPHICS MEMORY METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09239635
|
Filing Dt:
|
01/29/1999
|
|
Title:
|
POWER AND THERMAL MANAGEMENT BASED ON A POWER SUPPLY OUTPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09240514
|
Filing Dt:
|
01/29/1999
|
|
Title:
|
PROGRAMMABLE GRAPHICS MEMORY APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09240548
|
Filing Dt:
|
01/23/2005
|
|
Title:
|
THERMAL MANAGEMENT APPARATUS BASED ON A POWER SUPPLY OUTPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
09241426
|
Filing Dt:
|
02/02/1999
|
|
Title:
|
METHOD OF PROGRAMMING A TELEPHONE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09244371
|
Filing Dt:
|
02/04/1999
|
|
Title:
|
METHOD FOR MULTIPLEXING BUS INTERFACES ON A COMPUTER EXPANSION BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09244573
|
Filing Dt:
|
02/04/1999
|
|
Title:
|
MULTI-BANK MEMORY INPUT/OUTPUT LINE SELECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09244598
|
Filing Dt:
|
02/04/1999
|
|
Title:
|
APPARATUS FOR MULTIPLEXING BUS INTERFACES ON A COMPUTER EXPANSION BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
09244710
|
Filing Dt:
|
02/04/1999
|
|
Title:
|
HEMISPHERICAL GRAINED SILICON ON CONDUCTIVE NITRIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2000
|
Application #:
|
09245955
|
Filing Dt:
|
02/05/1999
|
|
Title:
|
MEMORY ARRAY HAVING A MULTI-STATE ELEMENT AND METHOD FOR FORMING SUCH ARRAY OR CELLIS THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09246013
|
Filing Dt:
|
02/04/1999
|
|
Title:
|
PULSE-CONTROLLED LIGHT EMITTING DIODE SOURCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09247142
|
Filing Dt:
|
02/09/1999
|
|
Title:
|
APPARATUSES FOR ELECTRONIC IDENTICATION OF A PLURALITY OF PASSING UNITS AND METHODS OF ELECTRONIC IDENTIFICATION OF A PLURALITY OF PASSING UNITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
09247615
|
Filing Dt:
|
02/10/1999
|
|
Title:
|
GRAPHICAL REPRESENTATION OF SYSTEM INFORMATION ON A REMOTE COMPUTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
09248194
|
Filing Dt:
|
02/10/1999
|
|
Title:
|
METHOD AND APPARATUS FOR ADAPTIVELY ADJUSTING THE TIMING OF A CLOCK SIGNAL USED TO LATCH DIGITAL SIGNALS, AND MEMORY DEVICE USING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09248559
|
Filing Dt:
|
02/11/1999
|
|
Title:
|
APPARATUS FOR CONFIGURING DEVICES ON A COMMUNICATIONS CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09248598
|
Filing Dt:
|
02/11/1999
|
|
Title:
|
METHOD OF CONFIGURING DEVICES ON A COMMUNICATIONS CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09249287
|
Filing Dt:
|
02/10/1999
|
|
Title:
|
COMMUNICATIONS SYSTEM AND METHOD WITH A/D CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09249739
|
Filing Dt:
|
02/11/1999
|
|
Title:
|
BUTTON-TYPE BATTERIES WITH AN INSULATING JACKET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09251034
|
Filing Dt:
|
02/18/1999
|
|
Title:
|
MEMORY CIRCUIT WITH SWITCH FOR SELECTIVELY CONNECTING AN INPUT/OUTPUT PAD DIRECTLY TO A NONVOLATILE MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09252314
|
Filing Dt:
|
02/18/1999
|
|
Title:
|
METHOD OF FABRICATING A DUAL GATE DIELECTRIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
09255057
|
Filing Dt:
|
02/22/1999
|
|
Title:
|
THIN-PROFILE BATTERY CIRCUITS AND CONSTRUCTIONS, BUTTON-TYPE BATTERY CIRCUITS AND CONSTRUCTIONS, METHODS OF FORMING THIN-PROFILE BATTERY CIRCUITS AND CONSTRUCTIONS, AND METHODS OF FORMING BUTTON-TYPE BATTERY CIRCUITS AND CONSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09255062
|
Filing Dt:
|
02/22/1999
|
|
Title:
|
THIN-PROFILE BATTERY CIRCUITS AND CONSTRUCTIONS, BUTTON-TYPE BATTERY CIRCUITS AND CONSTRUCTIONS, METHODS OF FORMING THIN-PROFILE BATTERY CIRCUITS AND CONSTRUCTIONS, AND METHODS OF FORMING BUTTON-TYPE BATTERY CIRCUITS AND CONSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09255763
|
Filing Dt:
|
02/23/1999
|
|
Publication #:
|
|
Pub Dt:
|
08/16/2001
| | | | |
|
Title:
|
REFERENCE VOLTAGE GENERATOR USING FLASH MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09255847
|
Filing Dt:
|
02/23/1999
|
|
Title:
|
METHODS OF FORMING CONDUCTIVE LINES, METHODS OF FORMING ANTENNAS, METHODS OF FORMING WIRELESS COMMUNICATION DEVICES, CONDUCTIVE LINES, ANTENNAS, AND WIRELESS COMMUNICATIONS DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09257158
|
Filing Dt:
|
02/24/1999
|
|
Title:
|
BATTERY MOUNTING APPARATUSES, ELECTRONIC DEVICES, AND METHODS OF FORMING ELECTRICAL CONNECTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09257403
|
Filing Dt:
|
02/25/1999
|
|
Title:
|
WAFER LEVEL BURN-IN OF MEMORY INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
09257683
|
Filing Dt:
|
02/26/1999
|
|
Title:
|
DUAL MODE DDR SDRAM/SGRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2003
|
Application #:
|
09257899
|
Filing Dt:
|
02/25/1999
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2001
| | | | |
|
Title:
|
ENHANCING SEMICONDUCTOR STRUCTURE SURFACE AREA USING HSG AND ETCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2002
|
Application #:
|
09258095
|
Filing Dt:
|
02/25/1999
|
|
Title:
|
METHOD FOR INTERFACING TWO BUSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09258565
|
Filing Dt:
|
02/26/1999
|
|
Title:
|
CONDUCTIVE CONTAINER STRUCTURES HAVING A DIELECTRIC CAP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
09258652
|
Filing Dt:
|
02/26/1999
|
|
Title:
|
LASER MARKING TECHIQUES FOR BARE SEMICONDUCTOR DIE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
09258961
|
Filing Dt:
|
03/01/1999
|
|
Publication #:
|
|
Pub Dt:
|
08/16/2001
| | | | |
|
Title:
|
BGA PACKAGE HAVING SUBSTRATE WITH PATTERNED SOLDER MASK DEFINING OPEN DIE ATTACH AREA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09259209
|
Filing Dt:
|
03/01/1999
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2001
| | | | |
|
Title:
|
THIN FILM STRUCTURE THAT MAY BE USED WITH AN ADHESION LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09259225
|
Filing Dt:
|
03/01/1999
|
|
Title:
|
METHODS AND APPARATUS FOR READING MEMORY DEVICE REGISTER DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
09259625
|
Filing Dt:
|
02/26/1999
|
|
Title:
|
INTERLACED DELAY-LOCKED LOOPS FOR CONTROLLING MEMORY-CIRCUIT TIMING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09260197
|
Filing Dt:
|
03/01/1999
|
|
Title:
|
METHOD AND SYSTEM FOR ACCESSING ROWS IN MULTIPLE MEMORY BANKS WITHIN AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09260212
|
Filing Dt:
|
03/01/1999
|
|
Title:
|
METHOD AND APPARATUS FOR GENERATING A PHASE DEPENDENT CONTROL SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
09260994
|
Filing Dt:
|
03/01/1999
|
|
Title:
|
CAPACITOR/ANTIFUSE STRUCTURE HAVING A BARRIER-LAYER ELECTRODE AND IMPROVED BARRIER LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09260995
|
Filing Dt:
|
03/01/1999
|
|
Title:
|
CAPACITOR/ANTIFUSE STRUCTURE HAVING A BARRIER-LAYER ELECTRODE AND IMPROVED BARRIER LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09260997
|
Filing Dt:
|
03/01/1999
|
|
Title:
|
MICROELECTRONIC DEVICES, METHODS OF OPERATING MICROELECTRONIC DEVICES, AND METHODS OF PROVIDING MICROELECTRONIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09261598
|
Filing Dt:
|
02/26/1999
|
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
|
Title:
|
DRAM TECHNOLOGY COMPATIBLE PROCESSOR/MEMORY CHIPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
09261920
|
Filing Dt:
|
03/03/1999
|
|
Publication #:
|
|
Pub Dt:
|
08/16/2001
| | | | |
|
Title:
|
CAPACITORS AND DRAM ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
09265073
|
Filing Dt:
|
03/09/1999
|
|
Title:
|
WIRELESS COMMUNICATION SYSTEMS, INTERROGATORS AND METHODS OF COMMUNICATING WITHIN A WIRELESS COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09265074
|
Filing Dt:
|
03/09/1999
|
|
Title:
|
WIRELESS COMMUNICATION SYSTEMS, INTERROGATORS AND METHODS OF COMMUNICATING WITHIN A WIRELESS COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
09265082
|
Filing Dt:
|
03/09/1999
|
|
Title:
|
PHASE SHIFTERS, INTERROGATORS, METHODS OF SHIFTING A PHASE ANGLE OF A SIGNAL, AND METHODS OF OPERATING AN INTERROGATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
09266325
|
Filing Dt:
|
03/11/1999
|
|
Title:
|
MULTIPLE OPERATING SYSTEM QUICK BOOT UTILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09266411
|
Filing Dt:
|
03/10/1999
|
|
Title:
|
POLISHING CHUCKS, SEMICONDUCTOR WAFER POLISHING CHUCKS, ABRADING METHODS, POLISHING METHODS, SEMICONDUCTOR WAFER POLISHING METHODS, AND METHODS OF FORMING POLISHING CHUCKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09266456
|
Filing Dt:
|
03/11/1999
|
|
Title:
|
INTEGRATED CIRCUITRY, METHODS OF FABRICATING INTEGRATED CIRCUITRY, METHODS OF FORMING LOCAL INTERCONNECTS, AND METHODS OF FORMING CONDUCTIVE LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09274550
|
Filing Dt:
|
03/23/1999
|
|
Title:
|
BUTTON-TYPE BATTERY CONSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2005
|
Application #:
|
09274739
|
Filing Dt:
|
03/23/1999
|
|
Title:
|
INCREASING READOUT SPEED IN CMOS APS SENSORS THROUGH BLOCK READOUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09275277
|
Filing Dt:
|
03/23/1999
|
|
Title:
|
METHODS OF FORMING THIN-PROFILE BATTERY ELECTRODE CONNECTION MEMBERS, BUTTON-TYPE BATTERY ELECTRODE CONNECTION MEMBERS, THIN-PROFILE BATTERY CONSTRUCTIONS, AND BUTTON TYPE BATTERY CONSTRUCTIONS, AND METHODS OF ESTABLISHING ELECTRICAL CONNECTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
09275690
|
Filing Dt:
|
03/24/1999
|
|
Title:
|
LOW SKEW DIFFERENTIAL RECEIVER DISABLE FEATURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09275906
|
Filing Dt:
|
03/24/1999
|
|
Title:
|
METHOD FOR HOT ADDING A NETWORK ADAPTER BY IDENTIFYING AND EXECUTING THE ADAPTER DRIVER BASED UPON THE LOGICAL BOARD NUMBER OF THE NETWORK ADAPTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09276786
|
Filing Dt:
|
03/24/1999
|
|
Title:
|
INTEGRATED CIRCUITRY, DRAM CELLS, CAPACITORS, AND METHODS OF FORMING INTEGRATED CIRCUITRY, DRAM CELLS AND CAPACITORS
|
|
