|
Total properties:
49
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
08975403
|
Filing Dt:
|
11/20/1997
|
|
Title:
|
PLASMA PROCESSING METHODS AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09041284
|
Filing Dt:
|
03/11/1998
|
|
Title:
|
ARTICLE HOLDERS AND HOLDING METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09083927
|
Filing Dt:
|
05/22/1998
|
|
Title:
|
INTEGRATED CIRCUITS AND METHODS FOR THEIR FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09315122
|
Filing Dt:
|
05/19/1999
|
|
Title:
|
PLASMA PROCESSING METHODS AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09456225
|
Filing Dt:
|
12/06/1999
|
|
Title:
|
PACKAGING OF INTEGRATED CIRCUITS AND VERTICAL INTEGRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2003
|
Application #:
|
09466535
|
Filing Dt:
|
12/17/1999
|
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
|
Title:
|
INTEGRATED CIRCUITS AND METHODS FOR THEIR FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09519281
|
Filing Dt:
|
03/07/2000
|
|
Title:
|
Plasma processing methods and apparatus
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09538869
|
Filing Dt:
|
03/29/2000
|
|
Title:
|
INTEGRATED CIRCUITS AND METHODS FOR THEIR FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09542519
|
Filing Dt:
|
04/03/2000
|
|
Title:
|
PLASMA PROCESSING METHODS AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
09617211
|
Filing Dt:
|
07/17/2000
|
|
Title:
|
Plasma processing methods and apparatus
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2003
|
Application #:
|
09632236
|
Filing Dt:
|
08/04/2000
|
|
Title:
|
DETECTION AND HANDLING OF SEMICONDUCTOR WAFER AND WAFER-LIKE OBJECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09632485
|
Filing Dt:
|
08/04/2000
|
|
Title:
|
MONITORING AND CONTROLLING SEPARATE PLASMA JETS TO ACHIEVE DESIRED PROPERTIES IN A COMBINED STREAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2004
|
Application #:
|
09716092
|
Filing Dt:
|
11/16/2000
|
|
Title:
|
PACKAGING OF INTEGRATED CIRCUITS AND VERTICAL INTEGRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09752802
|
Filing Dt:
|
12/28/2000
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2001
| | | | |
|
Title:
|
THINNING AND DICING OF SEMICONDUCTOR WAFERS USING DRY ETCH, AND OBTAINING SEMICONDUCTOR CHIPS WITH ROUNDED BOTTOM EDGES AND CORNERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2003
|
Application #:
|
09757242
|
Filing Dt:
|
01/08/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/07/2001
| | | | |
|
Title:
|
BIRM AND GAS ESCAPE FOR NON-CONTACT WAFER HOLDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
09791977
|
Filing Dt:
|
02/22/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
|
Title:
|
DEVICES HAVING SUBSTRATES WITH OPENING PASSING THROUGH THE SUBSTRATES AND CONDUCTORS IN THE OPENINGS, AND METHODS OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09792311
|
Filing Dt:
|
02/22/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
|
Title:
|
SEMICONDUCTOR STRUCTURES HAVING MULTIPLE CONDUCTIVE LAYERS IN AN OPENING, AND METHODS FOR FABRICATING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09876888
|
Filing Dt:
|
06/06/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/31/2002
| | | | |
|
Title:
|
THINNING AND DICING OF SEMICONDUCTOR WAFERS USING DRY ETCH, AND OBTAINING SEMICONDUCTOR CHIPS WITH ROUNDED BOTTOM EDGES AND CORNERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2003
|
Application #:
|
09904700
|
Filing Dt:
|
07/13/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
|
Title:
|
ARTICLE HOLDERS AND ARTICLE POSITIONING METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09922069
|
Filing Dt:
|
08/02/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
|
Title:
|
MONITORING AND CONTROLLING SEPARATE PLASMA JETS TO ACHIEVE DESIRED PROPERTIES IN A COMBINED STREAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09922205
|
Filing Dt:
|
08/02/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/07/2002
| | | | |
|
Title:
|
MONITORING AND CONTROLLING SEPARATE PLASMA JETS TO ACHIEVE DESIRED PROPERTIES IN A COMBINED STREAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
09941447
|
Filing Dt:
|
08/28/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
|
Title:
|
FABRICATION OF SEMICONDUCTOR STRUCTURES HAVING MULTIPLE CONDUCTIVE LAYERS IN AN OPENING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10059898
|
Filing Dt:
|
01/28/2002
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
|
Title:
|
INTEGRATED CIRCUIT STRUCTURES WITH A CONDUCTOR FORMED IN A THROUGH HOLE IN A SEMICONDUCTOR SUBSTRATE AND PROTRUDING FROM A SURFACE OF THE SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2005
|
Application #:
|
10109233
|
Filing Dt:
|
03/27/2002
|
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
|
Title:
|
METHODS OF MANUFACTURING DEVICES HAVING SUBSTRATES WITH OPENING PASSING THROUGH THE SUBSTRATES AND CONDUCTORS IN THE OPENINGS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
10116462
|
Filing Dt:
|
04/02/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
|
Title:
|
DETECTION AND HANDLING OF SEMICONDUCTOR WAFERS AND WAFER-LIKE OBJECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
10127144
|
Filing Dt:
|
04/18/2002
|
|
Publication #:
|
|
Pub Dt:
|
10/23/2003
| | | | |
|
Title:
|
CLOCK DISTRIBUTION NETWORKS AND CONDUCTIVE LINES IN SEMICONDUCTOR INTEGRATED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
10133595
|
Filing Dt:
|
04/26/2002
|
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
|
Title:
|
INTEGRATED CIRCUITS AND METHODS FOR THEIR FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
10265056
|
Filing Dt:
|
10/04/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
|
Title:
|
ARTICLE HOLDERS WITH SENSORS DETECTING A TYPE OF ARTICLE HELD BY THE HOLDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
10318833
|
Filing Dt:
|
12/12/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/08/2003
| | | | |
|
Title:
|
INTEGRATED CIRCUITS AND METHODS FOR THEIR FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2004
|
Application #:
|
10352607
|
Filing Dt:
|
01/27/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/07/2003
| | | | |
|
Title:
|
METHOD FOR MANUFACTURING A STRUCTURE COMPRISING A SUBSTRATE WITH A CAVITY AND A SEMICONDUCTOR INTEGRATED CIRCUIT BONDED TO A CONTACT PAD LOCATED IN THE CAVITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
10410929
|
Filing Dt:
|
04/09/2003
|
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
|
Title:
|
ELECTROPLATING AND ELECTROLESS PLATING OF CONDUCTIVE MATERIALS INTO OPENINGS, AND STRUCTURES OBTAINED THEREBY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
10412978
|
Filing Dt:
|
04/09/2003
|
|
Title:
|
WAFERING METHOD COMPRISING A PLASMA ETCH WITH A GAS EMITTING WAFER HOLDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10414603
|
Filing Dt:
|
04/15/2003
|
|
Publication #:
|
|
Pub Dt:
|
10/23/2003
| | | | |
|
Title:
|
PLASMA PROCESSING METHODS AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10739707
|
Filing Dt:
|
12/17/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
|
Title:
|
PACKAGING SUBSTRATES FOR INTEGRATED CIRCUITS AND SOLDERING METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10739788
|
Filing Dt:
|
12/17/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
|
Title:
|
INTEGRATED CIRCUITS AND PACKAGING SUBSTRATES WITH CAVITIES, AND ATTACHMENT METHODS INCLUDING INSERTION OF PROTRUDING CONTACT PADS INTO CAVITIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10756631
|
Filing Dt:
|
01/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
|
Title:
|
DETECTION AND HANDLING OF SEMICONDUCTOR WAFERS AND WAFER-LIKE OBJECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
10798540
|
Filing Dt:
|
03/10/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
|
Title:
|
ATTACHMENT OF INTEGRATED CIRCUIT STRUCTURES AND OTHER SUBSTRATES TO SUBSTRATES WITH VIAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
11014464
|
Filing Dt:
|
12/16/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
|
Title:
|
SEMICONDUCTOR STRUCTURES HAVING MULTIPLE CONDUCTIVE LAYERS IN AN OPENING, AND METHODS FOR FABRICATING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
11123532
|
Filing Dt:
|
05/05/2005
|
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
|
Title:
|
PACKAGING SUBSTRATES FOR INTEGRATED CIRCUITS AND SOLDERING METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
11131711
|
Filing Dt:
|
05/18/2005
|
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
|
Title:
|
CLOCK DISTRIBUTION NETWORKS AND CONDUCTIVE LINES IN SEMICONDUCTOR INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
11253492
|
Filing Dt:
|
10/19/2005
|
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
|
Title:
|
ATTACHMENT OF INTEGRATED CIRCUIT STRUCTURES AND OTHER SUBSTRATES TO SUBSTRATES WITH VIAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
11253943
|
Filing Dt:
|
10/19/2005
|
|
Publication #:
|
|
Pub Dt:
|
02/16/2006
| | | | |
|
Title:
|
INTEGRATED CIRCUITS AND PACKAGING SUBSTRATES WITH CAVITIES, AND ATTACHMENT METHODS INCLUDING INSERTION OF PROTRUDING CONTACT PADS INTO CAVITIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11418801
|
Filing Dt:
|
05/05/2006
|
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
|
Title:
|
DIELECTRIC TRENCHES, NICKEL/TANTALUM OXIDE STRUCTURES,AND CHEMICAL MECHANICAL POLISHING TECHNIQUES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11548053
|
Filing Dt:
|
10/10/2006
|
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
|
Title:
|
ELECTROPLATING AND ELECTROLESS PLATING OF CONDUCTIVE MATERIALS INTO OPENINGS, AND STRUCTURES OBTAINED THEREBY
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11744046
|
Filing Dt:
|
05/03/2007
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
|
Title:
|
AGITATION OF ELECTROLYTIC SOLUTION IN ELECTRODEPOSITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
11866186
|
Filing Dt:
|
10/02/2007
|
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
|
Title:
|
DIELECTRIC TRENCHES, NICKEL/TANTALUM OXIDE STRUCTURES, AND CHEMICAL MECHANICAL POLISHING TECHNIQUES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
12196065
|
Filing Dt:
|
08/21/2008
|
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
|
Title:
|
DIELECTRIC TRENCHES, NICKEL/TANTALUM OXIDE STRUCTURES, AND CHEMICAL MECHANICAL POLISHING TECHNIQUES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
13042186
|
Filing Dt:
|
03/07/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/13/2012
| | | | |
|
Title:
|
SUBSTRATES WITH THROUGH VIAS WITH CONDUCTIVE FEATURES FOR CONNECTION TO INTEGRATED CIRCUIT ELEMENTS, AND METHODS FOR FORMING THROUGH VIAS IN SUBSTRATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
13181006
|
Filing Dt:
|
07/12/2011
|
|
Publication #:
|
|
Pub Dt:
|
01/17/2013
| | | | |
|
Title:
|
STRUCTURES WITH THROUGH VIAS PASSING THROUGH A SUBSTRATE COMPRISING A PLANAR INSULATING LAYER BETWEEN SEMICONDUCTOR LAYERS
|
|
