|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/1997
|
Application #:
|
08378847
|
Filing Dt:
|
01/26/1995
|
|
Title:
|
METHOD AND APPARATUS FOR A DMT TRANSMITTER HAVING A DATA FORMATTER COUPLED DIRECTLY TO A CONSTELLATION ENCODER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/1996
|
Application #:
|
08379807
|
Filing Dt:
|
01/27/1995
|
|
Title:
|
METHOD AND APPARATUS FOR REDUCING POWER CONSUMPTION IN MEMORY CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/1996
|
Application #:
|
08380770
|
Filing Dt:
|
01/30/1995
|
|
Title:
|
PRECONDITIONER FOR A POLISHING PAD AND METHOD FOR USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/1997
|
Application #:
|
08381368
|
Filing Dt:
|
01/31/1995
|
|
Title:
|
LOGARITHM/INVERSE-LOGARITHM CONVERTER AND METHOD OF USING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/1997
|
Application #:
|
08381387
|
Filing Dt:
|
01/31/1995
|
|
Title:
|
METHOD FOR FORMING A STABLE SEMICONDUCTOR DEVICE HAVING AN ARSENIC DOPED ROM PORTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
08382699
|
Filing Dt:
|
02/02/1995
|
|
Title:
|
METHOD FOR DOPING STRAINED HETEROJUNCTION SEMICONDUCTOR DEVICES AND STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08383026
|
Filing Dt:
|
02/02/1995
|
|
Title:
|
METHOD AND APPARATUS FOR REDUCING PEAK-TO-AVERAGE REQUIREMENTS IN MULTI-TONE COMMUNICATION CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/1997
|
Application #:
|
08383128
|
Filing Dt:
|
02/03/1995
|
|
Title:
|
MULTILAYER CIRCUIT SUBSTRATE AND METHOD FOR FORMING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/1996
|
Application #:
|
08383908
|
Filing Dt:
|
01/17/1995
|
|
Title:
|
SEMICONDUCTOR STRUCTURE HAVING AN AIR REGION AND METHOD OF FORMING THE SEMICONDUCTOR STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1998
|
Application #:
|
08384050
|
Filing Dt:
|
02/06/1995
|
|
Title:
|
REFRACTORY GATE HETEROSTRUCTURE FIELD EFFECT TRANSISTOR AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/1998
|
Application #:
|
08384177
|
Filing Dt:
|
02/06/1995
|
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTOR DEVICE WITH ESD PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/1997
|
Application #:
|
08389380
|
Filing Dt:
|
02/16/1995
|
|
Title:
|
TELECOMMUNICATION DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1996
|
Application #:
|
08390209
|
Filing Dt:
|
02/16/1995
|
|
Title:
|
OPTICAL PACKAGE AND METHOD OF MAKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/1996
|
Application #:
|
08391816
|
Filing Dt:
|
02/21/1995
|
|
Title:
|
METHOD OF PATTERNING AN INORGANIC OVERCOAT FOR A LIQUID CRYSTAL DISPLAY ELECTRODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/1996
|
Application #:
|
08393782
|
Filing Dt:
|
02/24/1995
|
|
Title:
|
METHOD FOR FORMING A PLUG AND SEMICONDUCTOR DEVICE HAVING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/1996
|
Application #:
|
08395126
|
Filing Dt:
|
02/27/1995
|
|
Title:
|
METHOD AND APPARATUS OF AN OPERATIONAL AMPLIFIER WITH WIDE DYNAMIC RANGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/1997
|
Application #:
|
08395127
|
Filing Dt:
|
02/27/1995
|
|
Title:
|
SEMICONDUCTOR WAFER CONTACT SYSTEM AND METHOD FOR CONTACTING A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08395225
|
Filing Dt:
|
02/27/1995
|
|
Title:
|
CACHE MEMORY HAVING A READ-MODIFY-WRITE OPERATION AND SIMULTANEOUS BURST READ AND WRITE OPERATIONS AND A METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
08395228
|
Filing Dt:
|
02/27/1995
|
|
Title:
|
PIEZORESISTIVE SENSOR BRIDGE HAVING OVERLAPPING DIFFUSED REGIONS TO ACCOMODATE MASK MISALIGNMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/1996
|
Application #:
|
08399004
|
Filing Dt:
|
03/06/1995
|
|
Title:
|
LOW POWER LEVEL SHIFT CIRCUIT AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/1996
|
Application #:
|
08399006
|
Filing Dt:
|
03/06/1995
|
|
Title:
|
METHOD AND APPARATUS FOR CALCULATING A DIVIDER IN A DIGITAL PHASE LOCK LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1996
|
Application #:
|
08399113
|
Filing Dt:
|
03/03/1995
|
|
Title:
|
METHOD AND APPARATUS FOR TESTING A CLOCK STOPPING/STARTING FUNCTION OF A LOW POWER MODE IN A DATA PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/1996
|
Application #:
|
08401751
|
Filing Dt:
|
03/09/1995
|
|
Title:
|
OVERCURRENT SENSE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/1997
|
Application #:
|
08405317
|
Filing Dt:
|
03/16/1995
|
|
Title:
|
INTEGRATED CIRCUIT TESTING BOARD HAVING CONSTRAINED THERMAL EXPANSION CHARACTERISTICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/1997
|
Application #:
|
08407121
|
Filing Dt:
|
03/20/1995
|
|
Title:
|
PRECISION CURRENT LIMIT CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/1996
|
Application #:
|
08407792
|
Filing Dt:
|
03/20/1995
|
|
Title:
|
SYSTEM AND METHOD FOR EXECUTING A LOW POWER DELAY INSTRUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/1997
|
Application #:
|
08409130
|
Filing Dt:
|
03/23/1995
|
|
Title:
|
A METHOD OF FORMING A PACKAGE ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/1998
|
Application #:
|
08411355
|
Filing Dt:
|
03/27/1995
|
|
Title:
|
STRUCTURE HAVING FLIP-CHIP CONNECTED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/1996
|
Application #:
|
08412660
|
Filing Dt:
|
03/29/1995
|
|
Title:
|
METHOD AND APPARATUS FOR OPERATING AN AUTOMATIC FREQUENCY CONTROL IN A RADIO
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/1997
|
Application #:
|
08413319
|
Filing Dt:
|
03/30/1995
|
|
Title:
|
SILICON CARBIDE MOSFET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08414466
|
Filing Dt:
|
03/31/1995
|
|
Title:
|
METHOD AND APPARATUS FOR SELECTIVELY CONTROLLING INTERRUPT LATENCY IN A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/1997
|
Application #:
|
08414473
|
Filing Dt:
|
03/31/1995
|
|
Title:
|
METHOD AND APPARATUS FOR DISTRIBUTING BUS LOADING IN A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08415900
|
Filing Dt:
|
04/03/1995
|
|
Title:
|
MEDIA COMPATIBLE MICROSENSOR STRUCTURE AND METHODS OF MANUFACTURING AND USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/1997
|
Application #:
|
08415915
|
Filing Dt:
|
04/03/1995
|
|
Title:
|
AMPLITUDE ADJUST CIRCUIT AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/1996
|
Application #:
|
08415972
|
Filing Dt:
|
04/03/1995
|
|
Title:
|
METHOD OF FORMING AN ELECTRICAL INTERCONNECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/1997
|
Application #:
|
08416124
|
Filing Dt:
|
04/03/1995
|
|
Title:
|
METHOD FOR FORMING SELF-ALIGNED SILICIDE IN A SEMICONDUCTOR DEVICE USING VAPOR PHASE REACTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1998
|
Application #:
|
08416243
|
Filing Dt:
|
04/04/1995
|
|
Title:
|
METHOD FOR FORMING A TRENCH ISOLATION STRUCTURE IN AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/1997
|
Application #:
|
08417155
|
Filing Dt:
|
04/04/1995
|
|
Title:
|
DELAY LOCKED LOOP FOR DETECTING THE PHASE DIFFERENCE OF TWO SIGNALS HAVING DIFFERENT FREQUENCIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/1997
|
Application #:
|
08417524
|
Filing Dt:
|
04/06/1995
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING FIELD ISOLATION AND A PROCESS FOR FORMING THE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
08417537
|
Filing Dt:
|
04/06/1995
|
|
Title:
|
SPLIT-GATE VERTICALLY ORIENTED EEPROM DEVICE AND PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/1998
|
Application #:
|
08418048
|
Filing Dt:
|
04/07/1995
|
|
Title:
|
TRANSMITTER/RECEIVER INTERFACE APPARATUS AND METHOD FOR A BI-DIRECTIONAL TRANSMISSION PATH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/1997
|
Application #:
|
08418049
|
Filing Dt:
|
04/07/1995
|
|
Title:
|
DATA PROCESSOR WITH BRANCH TARGET ADDRESS CACHE AND SUBROUTINE RETURN ADDRESS CACHE AND METHOD OF OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/1997
|
Application #:
|
08418346
|
Filing Dt:
|
04/07/1995
|
|
Title:
|
METHOD AND APPARATUS FOR A DIGITAL SIGNAL PROCESSOR HAVING A MULTIPLIERLESS COMPUTATION BLOCK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/1997
|
Application #:
|
08418348
|
Filing Dt:
|
04/07/1995
|
|
Title:
|
INTEGRATED CIRCUIT DATA PROCESSOR WITH SELECTABLE ROUTING OF DATA ACCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/1997
|
Application #:
|
08418355
|
Filing Dt:
|
04/07/1995
|
|
Title:
|
METHOD AND APPARATUS FOR A MULTIPLY AND ACCUMULATE CIRCUIT HAVING A DYNAMIC SATURATION RANGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/1997
|
Application #:
|
08419300
|
Filing Dt:
|
04/10/1995
|
|
Title:
|
TELEPHONE LINE INTERFACE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/1996
|
Application #:
|
08419500
|
Filing Dt:
|
04/10/1995
|
|
Title:
|
BIAS CIRCUIT FOR DEPLETION MODE FIELD EFFECT TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/1997
|
Application #:
|
08419888
|
Filing Dt:
|
04/11/1995
|
|
Title:
|
TELEPHONE LINE INTERFACE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/1996
|
Application #:
|
08421721
|
Filing Dt:
|
04/13/1995
|
|
Title:
|
CIRCUIT AND METHOD FOR REDUCING VOLTAGE ERROR WHEN CHARGING AND DISCHARGING A VARIABLE CAPACITOR THROUGH A SWITCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08422467
|
Filing Dt:
|
04/17/1995
|
|
Title:
|
METHOD AND APPARATUS FOR SCAN TESTING WITH EXTENDED TEST VECTOR STORAGE IN A MULTI-PURPOSE MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/1996
|
Application #:
|
08423068
|
Filing Dt:
|
04/17/1995
|
|
Title:
|
ELECTRICALLY PROGRAMMABLE READ-ONLY MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/1996
|
Application #:
|
08426995
|
Filing Dt:
|
04/24/1995
|
|
Title:
|
ADDRESS COMPARISON IN AN INTEGRATED CIRCUIT MEMORY HAVING SHARED READ GLOBAL DATA LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/1997
|
Application #:
|
08427026
|
Filing Dt:
|
04/24/1995
|
|
Title:
|
DOUBLE BALANCED MIXER CIRCUIT WITH ACTIVE FILTER LOAD FOR A PORTABLE COMMUNICATION RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/1997
|
Application #:
|
08430668
|
Filing Dt:
|
04/28/1995
|
|
Title:
|
METHOD AND APPARATUS FOR INTERLEAVE/DE-INTERLEAVE ADDRESSING IN DATA COMMUNICATION CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/1996
|
Application #:
|
08430680
|
Filing Dt:
|
04/28/1995
|
|
Title:
|
PROCESS FOR FORMING A CAPACITOR HAVING A METAL-OXIDE DIELECTRIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/1996
|
Application #:
|
08430999
|
Filing Dt:
|
04/28/1995
|
|
Title:
|
CIRCUIT AND METHOD FOR REDUCING VOLTAGE ERROR WHEN CHARGING AND DISCHARGING A CAPACITOR THROUGH A TRANSMISSION GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1998
|
Application #:
|
08431865
|
Filing Dt:
|
05/01/1995
|
|
Title:
|
METHOD OF FABRICATING MULTI-CHIP PACKAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08431943
|
Filing Dt:
|
05/01/1995
|
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING ATOMIC ACCESSES IN A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/1996
|
Application #:
|
08431948
|
Filing Dt:
|
05/01/1995
|
|
Title:
|
MONOLITHIC HIGH FREQUENCY INTEGRATED CIRCUIT STRUCTURE HAVING A GROUNDED SOURCE CONFIGURATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/1996
|
Application #:
|
08431965
|
Filing Dt:
|
05/01/1995
|
|
Title:
|
COMPARATOR CIRCUIT AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/1997
|
Application #:
|
08431994
|
Filing Dt:
|
05/01/1995
|
|
Title:
|
METHOD OF MAKING AN OPTOELECTRONIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
08440607
|
Filing Dt:
|
05/15/1995
|
|
Title:
|
APPARATUS FOR A LOW VOLTAGE DIFFERENTIAL AMPLIFIER INCORPORATING SWITCHED CAPACITORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08440948
|
Filing Dt:
|
05/15/1995
|
|
Title:
|
DATA PROCESSING SYSTEM HAVING A MULTI-FUNCTION INPUT/OUTPUT PORT WITH INDIVIDUAL PULL-UP AND PULL-DOWN CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
08442742
|
Filing Dt:
|
05/17/1995
|
|
Title:
|
MIXED SIGNAL PROCESSING SYSTEM AND METHOD FOR POWERING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/1997
|
Application #:
|
08444172
|
Filing Dt:
|
05/18/1995
|
|
Title:
|
POLISHING PAD FOR CHEMICAL-MECHANICAL POLISHING OF A SEMICONDUCTOR SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/1997
|
Application #:
|
08444347
|
Filing Dt:
|
05/18/1995
|
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING ONLY THAT NUMBER OF CLOCK PULSES NECESSARY TO COMPLETE A TASK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/1996
|
Application #:
|
08444980
|
Filing Dt:
|
05/19/1995
|
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTOR DEVICE HAVING A METAL-SEMICONDUCTOR COMPOUND
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/1997
|
Application #:
|
08445817
|
Filing Dt:
|
05/22/1995
|
|
Title:
|
DATA PROCESSOR WITH A MULTI-LEVEL PROTECTION MECHANISM, MULTI-LEVEL PROTECTION CIRCUIT, AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/1996
|
Application #:
|
08445893
|
Filing Dt:
|
05/22/1995
|
|
Title:
|
A METHOD FOR SWITCHING DATA FLOW IN A FIBER DISTRIBUTED DATA INTERFACE (FDDI)SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/1997
|
Application #:
|
08446397
|
Filing Dt:
|
05/22/1995
|
|
Title:
|
METHOD OF FORMATION OF BIOPOLAR TRANSISTOR HAVING REDUCED PARASITIC CAPACITANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/1998
|
Application #:
|
08449964
|
Filing Dt:
|
05/25/1995
|
|
Title:
|
METHODS OF FORMATION OF SEMICONDUCTOR COMPOSITE GATE DIELECTRIC HAVING MULTIPLE INCORPORATED ATOMIC DOPANTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/1996
|
Application #:
|
08452784
|
Filing Dt:
|
05/30/1995
|
|
Title:
|
METHOD OF FABRICATING A FLIP CHIP SEMICONDUCTOR DEVICE HAVING AN INDUCTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08452899
|
Filing Dt:
|
05/30/1995
|
|
Title:
|
APPARATUS AND METHOD OF ORIENTING ASYMMETRICAL SEMICONDUCTOR DEVICES IN A CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/1998
|
Application #:
|
08453111
|
Filing Dt:
|
05/30/1995
|
|
Title:
|
APPARATUS AND METHOD FOR PERFORMING ADAPTIVE POWER REGULATION FOR AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
08453689
|
Filing Dt:
|
05/30/1995
|
|
Title:
|
CONTACT STRUCTURE AND METHOD OF FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1998
|
Application #:
|
08458390
|
Filing Dt:
|
06/02/1995
|
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING AN EXTERNAL INDICATION OF INTERNAL CYCLES IN A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/1996
|
Application #:
|
08459855
|
Filing Dt:
|
06/02/1995
|
|
Title:
|
N-TYPE HIGFET AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/1997
|
Application #:
|
08460338
|
Filing Dt:
|
06/02/1995
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING BUILT-IN HIGH FREQUENCY BYPASS CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1996
|
Application #:
|
08460339
|
Filing Dt:
|
06/02/1995
|
|
Title:
|
PROCESS FOR FABRICATING A MOSFET DEVICE HAVING REDUCED REVERSE SHORT CHANNEL EFFECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/1997
|
Application #:
|
08462477
|
Filing Dt:
|
06/05/1995
|
|
Title:
|
PROCESS FOR POLISHING AND ANALYZING AN EXPOSED SURFACE OF A PATTERNED SEMICONDUCTOR SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
08463112
|
Filing Dt:
|
06/05/1995
|
|
Title:
|
LEADFRAME ASSEMBLY FOR CONDUCTING THERMAL ENERGY FROM A SEMICONDUCTOR DIE DISPOSED IN A PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/1997
|
Application #:
|
08464112
|
Filing Dt:
|
06/05/1995
|
|
Title:
|
WIREBONDLESS MODULE PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08465488
|
Filing Dt:
|
06/05/1995
|
|
Title:
|
FLUXLESS FLIP-CHIP BOND AND A METHOD FOR MAKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/1997
|
Application #:
|
08471619
|
Filing Dt:
|
05/30/1995
|
|
Title:
|
METHOD FOR MAKING AN EEPROM CELL WITH ISOLATION TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/1997
|
Application #:
|
08482158
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
METHOD AND APPARATUS FOR AMPLIFYING A SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/1997
|
Application #:
|
08482330
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
APPARATUS FOR PERFORMING WAFER-LEVEL TESTING OF INTEGRATED CIRCUITS WHERE TEST PADS LIE WITHIN INTEGRATED CIRCUIT DIE BUT OVERLY NO ACTIVE CIRCUITRY FOR IMPROVED YIELD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/1997
|
Application #:
|
08487671
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
APPARATUS FOR PERFORMING WAFER-LEVEL TESTING OF INTEGRATED CIRCUITS WHERE THE WAFER USES A SEGMENTED CONDUCTIVE TOP-LAYER BUS STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/1996
|
Application #:
|
08489349
|
Filing Dt:
|
06/12/1995
|
|
Title:
|
SWITCHED CAPACITOR GAIN STAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1998
|
Application #:
|
08489573
|
Filing Dt:
|
06/12/1995
|
|
Title:
|
MOISTURE RELIEF FOR CHIP CARRIERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/1997
|
Application #:
|
08491195
|
Filing Dt:
|
06/15/1995
|
|
Title:
|
METHOD FOR ELECTRICALLY MODELING A SEMICONDUCTOR PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08492559
|
Filing Dt:
|
06/20/1995
|
|
Title:
|
VOLTAGE CONTROLLED OSCILLATOR HAVING FREQUENCY AND AMPLITUDE CONTROLLING LOOPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/1996
|
Application #:
|
08493607
|
Filing Dt:
|
06/22/1995
|
|
Title:
|
A METHOD OF ELIMINATED DISLOCATIONS AND LOWERING LATTICE STRAIN FOR HIGHGLY DOPED N+ SUBSTRATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/1997
|
Application #:
|
08494461
|
Filing Dt:
|
06/26/1995
|
|
Title:
|
FLEXIBLE PIN CONFIGURATION FOR USE IN A DATA PROCESSING SYSTEM DURING A RESET OPERATION AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/1996
|
Application #:
|
08494482
|
Filing Dt:
|
06/26/1995
|
|
Title:
|
METHOD FOR MAKING SEMICONDUCTOR DEVICES HAVING ELECTROPLATED LEADS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/1997
|
Application #:
|
08494664
|
Filing Dt:
|
06/26/1995
|
|
Title:
|
RESET CONFIGURATION IN A DATA PROCESSING SYSTEM AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/1997
|
Application #:
|
08497760
|
Filing Dt:
|
07/03/1995
|
|
Title:
|
CIRCUIT AND METHOD OF MODIFYING CHARACTERISTICS OF A UTILIZATION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/1997
|
Application #:
|
08497827
|
Filing Dt:
|
07/03/1995
|
|
Title:
|
LOW POWER COMSUMPTION CIRCUIT AND METHOD OF OPERATION FOR IMPLEMENTING SHIFTS AND BIT REVERSALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/1997
|
Application #:
|
08498274
|
Filing Dt:
|
07/03/1995
|
|
Title:
|
METHOD AND APPARATUS FOR REGULATED LOW VOLTAGE CHARGE PUMP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/1997
|
Application #:
|
08499624
|
Filing Dt:
|
07/07/1995
|
|
Title:
|
FET WITH STABLE THRESHOLD VOLTAGE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/1997
|
Application #:
|
08500271
|
Filing Dt:
|
07/10/1995
|
|
Title:
|
DATA PROCESSOR HAVING A BUILT-IN INTERNAL SELF TEST CONTROLLER FOR TESTING A PLURAILITY OF MEMORIES INTERNAL TO THE DATA PROCESSOR
|
|
