|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12025374
|
Filing Dt:
|
02/04/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
|
Title:
|
ENCRYPTION APPARATUS WITH DIVERSE KEY RETENTION SCHEMES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12025753
|
Filing Dt:
|
02/05/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR INITIALIZING AN INTERFACE BETWEEN TWO CIRCUITS OF A COMMUNICATION DEVICE WHILE A PROCESSOR OF THE FIRST CIRCUIT IS INACTIVE AND WAKING UP THE PROCESSOR THEREAFTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2009
|
Application #:
|
12026205
|
Filing Dt:
|
02/05/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
|
Title:
|
ANALOG-TO-DIGITAL CONVERTER WITH VARIABLE GAIN AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
12026325
|
Filing Dt:
|
02/05/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
|
Title:
|
HIGH BANDWIDTH CACHE-TO-PROCESSING UNIT COMMUNICATION IN A MULTIPLE PROCESSOR/CACHE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
12026394
|
Filing Dt:
|
02/05/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
|
Title:
|
SELF REGULATING BIASING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12026556
|
Filing Dt:
|
02/06/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
|
Title:
|
METHOD FOR GENERATING SOFT DECISION SIGNAL FROM HARD DECISION SIGNAL IN A RECEIVER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12026595
|
Filing Dt:
|
02/06/2008
|
|
Title:
|
SYSTEM AND METHOD FOR PREVENTING A RACE CONDITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12028018
|
Filing Dt:
|
02/08/2008
|
|
Title:
|
CONFIGURABLE RECEIVER AND A METHOD FOR CONFIGURING A RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2011
|
Application #:
|
12028623
|
Filing Dt:
|
02/08/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
|
Title:
|
SPLIT CHANNEL RECEIVER WITH VERY LOW SECOND ORDER INTERMODULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12028650
|
Filing Dt:
|
02/08/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
|
Title:
|
SHIELDED INTEGRATED CIRCUIT PAD STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12028720
|
Filing Dt:
|
02/08/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
|
Title:
|
MIXER CIRCUITS FOR SECOND ORDER INTERCEPT POINT CALIBRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
12030213
|
Filing Dt:
|
02/13/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
|
Title:
|
INTEGRATED CIRCUIT DIE, INTEGRATED CIRCUIT PACKAGE, AND PACKAGING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2015
|
Application #:
|
12032286
|
Filing Dt:
|
02/15/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/20/2009
| | | | |
|
Title:
|
PERIPHERAL MODULE REGISTER ACCESS METHODS AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
12033716
|
Filing Dt:
|
02/19/2008
|
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
|
Title:
|
PACKAGED INTEGRATED CIRCUIT WITH ENHANCED THERMAL DISSIPATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
12034888
|
Filing Dt:
|
02/21/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
|
Title:
|
ADJUSTABLE PIPELINE IN A MEMORY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12035961
|
Filing Dt:
|
02/22/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
|
Title:
|
DATA PROCESSOR DEVICE HAVING TRACE CAPABILITIES AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2018
|
Application #:
|
12035967
|
Filing Dt:
|
02/22/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
|
Title:
|
DATA PROCESSOR DEVICE SUPPORTING SELECTABLE EXCEPTIONS AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12035969
|
Filing Dt:
|
02/22/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
|
Title:
|
DATA PROCESSING DEVICE AND METHOD OF HALTING EXCEPTION PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
12037094
|
Filing Dt:
|
02/26/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
|
Title:
|
POWER ON DETECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
12037147
|
Filing Dt:
|
02/26/2008
|
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
|
Title:
|
MULTI-CHANNEL TRANSISTOR STRUCTURE AND METHOD OF MAKING THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12037280
|
Filing Dt:
|
02/26/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
|
Title:
|
SPACE EFFICIENT INTEGRATED CIRCUIT WITH PASSIVE DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
12037333
|
Filing Dt:
|
02/26/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
|
Title:
|
DEVICE UNDER TEST DE-EMBEDDING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12038146
|
Filing Dt:
|
02/27/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
|
Title:
|
RESISTOR TRIGGERED ELECTROSTATIC DISCHARGE PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
12039361
|
Filing Dt:
|
02/28/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
|
Title:
|
METHOD OF FORMING A GATE DIELECTRIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
12039371
|
Filing Dt:
|
02/28/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
|
Title:
|
METHOD OF MAKING A VERTICAL PHASE CHANGE MEMORY (PCM) AND A PCM DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
12039377
|
Filing Dt:
|
02/28/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
|
Title:
|
AMPLIFIER WITH ACTIVE INDUCTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2011
|
Application #:
|
12039434
|
Filing Dt:
|
02/28/2008
|
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
|
Title:
|
CIRCUIT DEVICE WITH AT LEAST PARTIAL PACKAGING AND METHOD FOR FORMING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12039909
|
Filing Dt:
|
02/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
|
Title:
|
Method of making a semiconductor device including a bridgeable material
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
12039913
|
Filing Dt:
|
02/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
|
Title:
|
PACKAGING AN INTEGRATED CIRCUIT DIE USING COMPRESSION MOLDING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12040204
|
Filing Dt:
|
02/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
|
Title:
|
SELECTIVE POSTPONEMENT OF BRANCH TARGET BUFFER (BTB) ALLOCATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12040210
|
Filing Dt:
|
02/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
|
Title:
|
METRIC FOR SELECTIVE BRANCH TARGET BUFFER (BTB) ALLOCATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
12040277
|
Filing Dt:
|
02/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
|
Title:
|
VOLTAGE MULTIPLIER WITH IMPROVED EFFICIENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
12040394
|
Filing Dt:
|
02/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
|
Title:
|
FABRICATION OF A SEMICONDUCTOR DEVICE WITH STRESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
12040407
|
Filing Dt:
|
02/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
|
Title:
|
METHOD OF PROGRAMMING A MEMORY HAVING ELECTRICALLY PROGRAMMABLE FUSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12040429
|
Filing Dt:
|
02/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
|
Title:
|
PULSE CIRCUIT USING A TRANSMISSION LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
12040737
|
Filing Dt:
|
02/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
|
Title:
|
MICROELECTROMECHANICAL SYSTEMS COMPONENT AND METHOD OF MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
12041687
|
Filing Dt:
|
03/04/2008
|
|
Title:
|
METHOD OF LOW POWER PLL FOR LOW JITTER DEMANDING APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
12042216
|
Filing Dt:
|
03/04/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
|
Title:
|
AUTOMATIC CALIBRATION LOCK LOOP CIRCUIT AND METHOD HAVING IMPROVED LOCK TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
12042228
|
Filing Dt:
|
03/04/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
|
Title:
|
LOCK LOOP CIRCUIT AND METHOD HAVING IMPROVED LOCK TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
12042351
|
Filing Dt:
|
03/05/2008
|
|
Title:
|
SCHEME OF LEVEL SHIFTER CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12046324
|
Filing Dt:
|
03/11/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR REDUCING POWER CONSUMPTION OF MEMORY IN AN I/O CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
12048683
|
Filing Dt:
|
03/14/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
|
Title:
|
READ REFERENCE TECHNIQUE WITH CURRENT DEGRADATION PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
12049984
|
Filing Dt:
|
03/17/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
|
Title:
|
QUALIFICATION OF CONDITIONAL DEBUG INSTRUCTIONS BASED ON ADDRESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
12050172
|
Filing Dt:
|
03/18/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/09/2008
| | | | |
|
Title:
|
PULSE WIDTH MODULATION WAVE OUTPUT CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
12051450
|
Filing Dt:
|
03/19/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
|
Title:
|
POWER AMPLIFIERS HAVING IMPROVED STARTUP LINEARIZATION AND RELATED OPERATING METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12053250
|
Filing Dt:
|
03/21/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
|
Title:
|
ZERO INPUT CURRENT-DRAIN COMPARATOR WITH HIGH ACCURACY TRIP POINT ABOVE SUPPLY VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12053502
|
Filing Dt:
|
03/21/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
|
Title:
|
COMPUTING DEVICE WITH ENTRY AUTHENTICATION INTO TRUSTED EXECUTION ENVIRONMENT AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12053601
|
Filing Dt:
|
03/23/2008
|
|
Title:
|
SYSTEM AND A METHOD FOR PROVIDING AN OUTPUT CLOCK SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
12053622
|
Filing Dt:
|
03/24/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
|
Title:
|
LEAD FRAME WITH SOLDER FLOW CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
12053761
|
Filing Dt:
|
03/24/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
|
Title:
|
SELECTIVE INTERCONNECT TRANSACTION CONTROL FOR CACHE COHERENCY MAINTENANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12054015
|
Filing Dt:
|
03/24/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
|
Title:
|
SETUP AND HOLD TIME CHARACTERIZATION DEVICE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
12054517
|
Filing Dt:
|
03/25/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
|
Title:
|
TECHNIQUES FOR REDUCING INTERFERENCE IN A COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12055538
|
Filing Dt:
|
03/26/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
|
Title:
|
BUILT-IN SELF-CALIBRATION (BISC) TECHNIQUE FOR REGULATION CIRCUITS USED IN NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
12056237
|
Filing Dt:
|
03/26/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
|
Title:
|
LED DRIVER WITH DYNAMIC POWER MANAGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12056652
|
Filing Dt:
|
03/27/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
|
Title:
|
QUARTER DUTY CYCLE PULSE GENERATOR FOR INTERLEAVED SWITCHING MIXER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
12057989
|
Filing Dt:
|
03/28/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
|
Title:
|
HARDWARE MANAGED CONTEXT SENSITIVE INTERRUPT PRIORITY LEVEL CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12058874
|
Filing Dt:
|
03/31/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
|
Title:
|
METHOD AND APPARATUS TO TRACE AND CORRELATE DATA TRACE AND INSTRUCTION TRACE FOR OUT-OF-ORDER PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12059006
|
Filing Dt:
|
03/31/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
|
Title:
|
HYBRID TRANSISTOR BASED POWER GATING SWITCH CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12059012
|
Filing Dt:
|
03/31/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR MINI MODULE EMI SHIELDING EVALUATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
12059123
|
Filing Dt:
|
03/31/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
|
Title:
|
SEMICONDUCTOR THROUGH SILICON VIAS OF VARIABLE SIZE AND METHOD OF FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12059286
|
Filing Dt:
|
03/31/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
|
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE USING STRESS MEMORIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
12059906
|
Filing Dt:
|
03/31/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
|
Title:
|
CURRENT DRIVER SUITABLE FOR USE IN A SHARED BUS ENVIRONMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12060105
|
Filing Dt:
|
03/31/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
|
Title:
|
DUAL GATE LATERAL DIFFUSED MOS TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12063010
|
Filing Dt:
|
02/05/2008
|
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
|
Title:
|
Pore Sealing and Cleaning Porous Low Dielectric Constant Structures
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
12063012
|
Filing Dt:
|
02/05/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
|
Title:
|
LOOP GAIN EQUALIZER FOR RF POWER AMPLIFIER
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12063422
|
Filing Dt:
|
02/08/2008
|
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
|
Title:
|
HANDOVER BASED ON A QUALITY OF SERVICE METRIC OBTAINED FROM A MAC LAYER OF A RECEIVED SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12063424
|
Filing Dt:
|
03/09/2010
|
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
|
Title:
|
FIELD-EFFECT SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
12065179
|
Filing Dt:
|
02/28/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/21/2008
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE INCLUDING A COUPLED DIELECTRIC LAYER AND METAL LAYER, METHOD OF FABRICATION THEREOF, AND MATERIAL FOR COUPLING A DIELECTRIC LAYER AND A METAL LAYER IN A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
12065190
|
Filing Dt:
|
02/28/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
|
Title:
|
CAPPING LAYER FORMATION ONTO A DUAL DAMESCENE INTERCONNECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
12065256
|
Filing Dt:
|
02/28/2008
|
|
Publication #:
|
|
Pub Dt:
|
08/21/2008
| | | | |
|
Title:
|
GATE ELECTRODE SILICIDATION PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
12066225
|
Filing Dt:
|
03/07/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/09/2008
| | | | |
|
Title:
|
METHOD AND A COMPUTER READABLE MEDIUM FOR PERFORMING STATIC TIMING ANALYSIS OF A DESIGN OF AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12066227
|
Filing Dt:
|
11/20/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
|
Title:
|
RECEIVER AND A METHOD FOR CHANNEL ESTIMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
12066229
|
Filing Dt:
|
07/07/2008
|
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
|
Title:
|
INTERCONNECT AND A METHOD FOR DESIGNING AN INTERCONNECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
12066436
|
Filing Dt:
|
08/11/2008
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
|
Title:
|
POWER SAVING IN SIGNAL PROCESSING IN RECEIVERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12067585
|
Filing Dt:
|
03/20/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
|
Title:
|
SPIN-DEPENDENT TUNNELLING CELL AND METHOD OF FORMATION THEREOF
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12067587
|
Filing Dt:
|
03/20/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
|
Title:
|
System and Method For Storing State Information
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
12067594
|
Filing Dt:
|
07/18/2008
|
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
|
Title:
|
INTEGRATED CIRCUIT AND A METHOD FOR SELECTING A VOLTAGE IN AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
12068676
|
Filing Dt:
|
02/11/2008
|
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR PERFORMING DISTANCE MEASURING AND DIRECTION FINDING USING ULTRAWIDE BANDWITDH TRANSMISSIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12074148
|
Filing Dt:
|
02/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
|
Title:
|
METROLOGY OF BILAYER PHOTORESIST PROCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
12079106
|
Filing Dt:
|
03/24/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
|
Title:
|
RECEIVER CONFIGURABLE IN A PLURALITY OF MODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2012
|
Application #:
|
12090044
|
Filing Dt:
|
04/11/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR CONTROLLING VOLTAGE AND FREQUENCY IN A MULTIPLE VOLTAGE ENVIRONMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
12090116
|
Filing Dt:
|
04/17/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
|
Title:
|
DEVICE AND METHOD FOR MANAGING A RETRANSMIT OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
12090186
|
Filing Dt:
|
04/14/2008
|
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
|
Title:
|
System and Method for Cleaning a Conditioning Device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12091033
|
Filing Dt:
|
04/21/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
|
Title:
|
METHOD FOR CLEANING A SEMICONDUCTOR STRUCTURE AND CHEMISTRY THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2015
|
Application #:
|
12091034
|
Filing Dt:
|
03/21/2012
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
|
Title:
|
ELECTRONIC DEVICE AND METHOD FOR CONTROLLING CURRENT OF A PROCESSOR LOAD BY SLEWING CLOCK FREQUENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12091691
|
Filing Dt:
|
08/11/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR CONTROLLING VOLTAGE LEVEL AND CLOCK FREQUENCY SUPPLIED TO A SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
12091693
|
Filing Dt:
|
04/25/2008
|
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
|
Title:
|
METHOD FOR TESTING A SLURRY USED TO FORM A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12091695
|
Filing Dt:
|
04/25/2008
|
|
Publication #:
|
|
Pub Dt:
|
11/27/2008
| | | | |
|
Title:
|
METHOD FOR FORMING A SEMICONDUCTOR DEVICE USING OPTICAL PROXIMITY CORRECTION FOR THE OPTICAL LITHOGRAPHY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
12092463
|
Filing Dt:
|
05/02/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
|
Title:
|
DEVICE AND METHOD FOR CONFIGURING INPUT/OUTPUT PADS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2011
|
Application #:
|
12092464
|
Filing Dt:
|
05/02/2008
|
|
Publication #:
|
|
Pub Dt:
|
11/27/2008
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR CLOCK SKEW REDUCTION IN CLOCK TREES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
12093111
|
Filing Dt:
|
08/14/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
|
Title:
|
METHOD FOR MANAGING UNDER-RUN AND A DEVICE HAVING UNDER-RUN MANAGEMENT CAPABILITIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
12093113
|
Filing Dt:
|
05/08/2008
|
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR REMOVING PARTICLES FROM A POLISHING PAD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
12093939
|
Filing Dt:
|
06/21/2012
|
|
Publication #:
|
|
Pub Dt:
|
07/05/2012
| | | | |
|
Title:
|
DEVICE AND METHOD FOR COMPENSATING FOR VOLTAGE DROPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
12094123
|
Filing Dt:
|
05/16/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
|
Title:
|
MULTI-PORT HIGH-LEVEL CACHE UNIT AND A METHOD FOR RETRIEVING INFORMATION FROM A MULTI-PORT HIGH-LEVEL CACHE UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
12094124
|
Filing Dt:
|
05/16/2008
|
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
|
Title:
|
METHOD AND DEVICE FOR MANAGING MULTI-FRAMES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
12094572
|
Filing Dt:
|
05/21/2008
|
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR FILTERING IMAGE DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12094573
|
Filing Dt:
|
05/21/2008
|
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
|
Title:
|
METHOD FOR PROCESSING ATM CELLS AND A DEVICE HAVING ATM CELL PROCESSING CAPABILITIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
12096550
|
Filing Dt:
|
06/06/2008
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
|
Title:
|
WIRELESS SUBSCRIBER COMMUNICATION UNIT AND METHOD OF POWER CONTROL WITH BACK-OFF THERERFORE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12097598
|
Filing Dt:
|
06/16/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
|
Title:
|
DEVICE AND METHOD FOR PROCESSING INSTRUCTIONS BASED ON MASKED REGISTER GROUP SIZE INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
12098113
|
Filing Dt:
|
04/04/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/08/2009
| | | | |
|
Title:
|
ULTRA LOW POWER SERVO-CONTROLLED SINGLE CLOCK RAMP GENERATOR WITH AMPLITUDE INDEPENDENT TO CLOCK FREQUENCY
|
|
