Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 013976/0424 | |
| Pages: | 4 |
| | Recorded: | 03/27/2003 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
10402438
|
Filing Dt:
|
03/27/2003
|
|
Title:
|
METHODS OF MINIMIZING LEAKAGE CURRENT BY ANALYZING POST LAYOUT
INFORMATIOM AND ASSOCIATED THRESHOLD VOLTAGE AND LEAKAGE CURRENT.
|
|
|
Assignee
|
|
|
|
|
| P.O. BOX HM 1179 |
| HAMILTON HM EX, BERMUDA |
|
|
Correspondence name and address
|
| |
MARVELL SEMICONDUCTOR, INC.
|
| |
ERIC JANOFSKY
|
| |
700 FIRST AVENUE, MAIL STOP 509
|
| |
GENERAL PATENT COUNSEL
|
| |
SUNNYVALE, CA 94089
|
Search Results as of:
05/23/2024 09:52 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
