|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
07377168
|
Filing Dt:
|
07/10/1989
|
Title:
|
METHOD FOR READING NON-VOLATLILE FERROELECTRIC CAPACITOR MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
07443018
|
Filing Dt:
|
11/29/1989
|
Title:
|
NON-VOLATILE MEMORY CIRCUIT USING FERROELECTRIC CAPACITOR STORAGE ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/1994
|
Application #:
|
07964806
|
Filing Dt:
|
10/22/1992
|
Title:
|
POWER-ON RESET CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/1994
|
Application #:
|
08057583
|
Filing Dt:
|
05/06/1993
|
Title:
|
FLASH EEPROM ARRAY WITH HIGH ENDURANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/1994
|
Application #:
|
08078711
|
Filing Dt:
|
06/17/1993
|
Title:
|
OUTPUT BUFFER CIRCUIT FOR A LOW VOLTAGE EPROM Q
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/1994
|
Application #:
|
08083736
|
Filing Dt:
|
06/25/1993
|
Title:
|
SYSTEM FOR ALLOWING A CONTENT ADDRESSABLE MEMORY TO OPERATE WITH MULTIPLE POWER VOLTAGE LEVELS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/1996
|
Application #:
|
08087460
|
Filing Dt:
|
07/08/1993
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE FOR OPTIONALLY SELECTING THE CORRESPONDENCE BETWEEN A CHIP-SELECT SIGNAL AND ADDRESS SPACE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/1995
|
Application #:
|
08109881
|
Filing Dt:
|
08/23/1993
|
Title:
|
DISTRIBUTED NEGATIVE GATE POWER SUPPLY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/1994
|
Application #:
|
08109887
|
Filing Dt:
|
08/23/1993
|
Title:
|
INDEPENDENT ARRAY GROUNDS FOR FLASH EEPROM ARRAY WITH PAGED ERASE ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/1994
|
Application #:
|
08112033
|
Filing Dt:
|
08/26/1993
|
Title:
|
SECTOR-BASED REDUNDANCY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/1995
|
Application #:
|
08135224
|
Filing Dt:
|
10/13/1993
|
Title:
|
MEMORY ARCHITECTURE FOR A THREE VOLT FLASH EEPROM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08160582
|
Filing Dt:
|
12/01/1993
|
Title:
|
PROGRAMMED REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/1994
|
Application #:
|
08165445
|
Filing Dt:
|
12/10/1993
|
Title:
|
METHOD OF MAKING A FLASH EPROM DEVICE UTILIZING A SINGLE MASKING STEP FOR ETCHING AND IMPLANTING SOURCE REGIONS WITHIN THE EPROM CORE AND REDUNDANCY AREAS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/1997
|
Application #:
|
08166124
|
Filing Dt:
|
12/10/1993
|
Title:
|
NON-VOLATILE MEMORY ARRAY CONTROLLER CAPABLE OF CONTROLLING MEMORY BANKS HAVING VARIABLE BIT WIDTHS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/1995
|
Application #:
|
08212495
|
Filing Dt:
|
03/11/1994
|
Title:
|
PASSIVATION METHOD AND STRUCTURE FOR A FERROELECTRIC INTEGRATED CIRCUIT USING HARD CERAMIC MATERIALS OR THE LIKE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/1996
|
Application #:
|
08227755
|
Filing Dt:
|
04/14/1994
|
Title:
|
METHOD AND APPARATUS FOR PROGRAMMING MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/1995
|
Application #:
|
08233174
|
Filing Dt:
|
04/25/1994
|
Title:
|
METHOD PROTECTING A STACKED GATE EDGE IN A SEMICONDUCTOR DEVICE FROM SELF ALIGNED SOURCE (SAS) ETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/1995
|
Application #:
|
08255088
|
Filing Dt:
|
06/07/1994
|
Title:
|
SYSTEM AND METHOD FOR INITIATING COMMUNICATIONS BETWEEN A CONTROLLER AND A SELECTED SUBSET OF MULTIPLE TRANSPONDERS IN A COMMON RF FIELD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08265583
|
Filing Dt:
|
06/23/1994
|
Title:
|
SUPPLY VOLTAGE-INDEPENDENT REFERENCE VOLTAGE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/1995
|
Application #:
|
08266744
|
Filing Dt:
|
06/28/1994
|
Title:
|
METHOD FOR MANUFACTURING A NON-VOLATILE, VIRTUAL GROUND MEMORY ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/1996
|
Application #:
|
08269478
|
Filing Dt:
|
07/01/1994
|
Title:
|
HIGH ENERGY BURIED LAYER IMPLANT TO PROVIDE A LOW RESISTANCE P-WELL IN A FLASH EPROM ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/1996
|
Application #:
|
08269540
|
Filing Dt:
|
07/01/1994
|
Title:
|
MULTISTEPPED THRESHOLD CONVERGENCE FOR A FLASH MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/1995
|
Application #:
|
08299868
|
Filing Dt:
|
09/01/1994
|
Title:
|
SELF-ALIGNED BURIED CHANNEL/JUNCTION STACKED GATE FLASH MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/1996
|
Application #:
|
08299876
|
Filing Dt:
|
09/01/1994
|
Title:
|
SELF-ALIGNED BURIED CHANNEL/JUNCTION STACKED GATE FLASH MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/1996
|
Application #:
|
08306686
|
Filing Dt:
|
09/16/1994
|
Title:
|
VOLTAGE REFERENCE FOR A FERROELECTRIC 1T/1C BASED MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/1996
|
Application #:
|
08307466
|
Filing Dt:
|
09/19/1994
|
Title:
|
ECL-TO-COMS SIGNAL LEVEL CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/1996
|
Application #:
|
08320368
|
Filing Dt:
|
10/11/1994
|
Title:
|
METHOD FOR ELIMINATING OF CYCLING-INDUCED ELECTRON TRAPPING IN THE TUNNELING OXIDE OF 5 VOLT ONLY FLASH EEPROMS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/1995
|
Application #:
|
08322811
|
Filing Dt:
|
10/13/1994
|
Title:
|
NON-VOLATILE MEMORY STRUCTURE INCLUDING PROTECTION AND STRUCTURE FOR MAINTAINING THRESHOLD STABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/1996
|
Application #:
|
08330871
|
Filing Dt:
|
10/28/1994
|
Title:
|
LAYERED LOW DIELECTRIC CONSTANT TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/1996
|
Application #:
|
08360856
|
Filing Dt:
|
12/21/1994
|
Title:
|
NOVEL PROCESSING TECHNIQUES FOR ACHIEVING PRODUCTION-WORTHY, LOW DIELECTRIC, LOW INTERCONNECT RESISTANCE AND HIGH PERFORMANCE ICS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/1996
|
Application #:
|
08362346
|
Filing Dt:
|
12/22/1994
|
Title:
|
METHOD FOR TIGHTENING VT DISTRIBUTION OF 5 VOLT-ONLY FLASH EEPROMS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/1996
|
Application #:
|
08365432
|
Filing Dt:
|
12/28/1994
|
Title:
|
SUPPLY VOLTAGE GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/1997
|
Application #:
|
08371704
|
Filing Dt:
|
01/12/1995
|
Title:
|
METHOD OF ERASING UPROM TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08393138
|
Filing Dt:
|
02/21/1995
|
Title:
|
METHOD OF MAKING NON-VOLATILE MEMORY DEVICE HAVING A FLOATING GATE WITH ENHANCED CHARGE RETENTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/1996
|
Application #:
|
08393636
|
Filing Dt:
|
02/24/1995
|
Title:
|
METHODS FOR BULK (OR BYTE) CHARGING AND DISCHARGING AN ARRAY OF FLASH EEPROM MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/1996
|
Application #:
|
08394467
|
Filing Dt:
|
02/27/1995
|
Title:
|
PASSIVATION METHOD AND STRUCTURE USING HARD CERAMIC MATERIALS OR THE LIKE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/1996
|
Application #:
|
08403460
|
Filing Dt:
|
03/14/1995
|
Title:
|
METHOD OF MAKING FLASH EEPROM MEMORY WITH REDUCED COLUMN LEAKAGE CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/1997
|
Application #:
|
08405016
|
Filing Dt:
|
03/16/1995
|
Title:
|
MULTIPLE OPERATION MODE MICROCONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/1997
|
Application #:
|
08406305
|
Filing Dt:
|
03/17/1995
|
Title:
|
CACHE MEMORY SYSTEM AND METHOD THEREOF FOR STORING A STAGED MEMORY ITEM AND A CACHE TAG WITHIN A SINGLE CACHE ARRAY STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/1997
|
Application #:
|
08407248
|
Filing Dt:
|
03/20/1995
|
Title:
|
CONSTANT VOLTAGE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/1997
|
Application #:
|
08420293
|
Filing Dt:
|
04/10/1995
|
Title:
|
CIRCUIT AND METHOD FOR REDUCING A COMPENSATION OF A FERROELECTRIC CAPACITOR BY MULTIPLE PULSING OF THE PLATE LINE FOLLOWING A WRITE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/1996
|
Application #:
|
08420752
|
Filing Dt:
|
04/12/1995
|
Title:
|
FERROELECTRIC MEMORY SENSING SCHEME USING BIT LINES PRECHARGED TO A LOGIC ONE VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/1997
|
Application #:
|
08420989
|
Filing Dt:
|
04/07/1995
|
Title:
|
FLASH EEPROM MEMORY WITH IMPROVED DISCHARGE SPEED USING SUBSTRATE BIAS AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/1996
|
Application #:
|
08426716
|
Filing Dt:
|
04/21/1995
|
Title:
|
REDUCED COLUMN LEAKAGE DURING PROGRAMMING FOR A FLASH MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08432623
|
Filing Dt:
|
05/02/1995
|
Title:
|
METHOD FOR READING A NON-VOLATILE MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/1996
|
Application #:
|
08433267
|
Filing Dt:
|
05/02/1995
|
Title:
|
METHOD FOR PROTECTING A STACKED GATE EDGE IN A SEMICONDUCTOR DEVICE FROM SELF ALIGNED SOURCE (SAS) ETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/1997
|
Application #:
|
08450167
|
Filing Dt:
|
05/25/1995
|
Title:
|
METHOD FOR DECREASING THE DISCHARGE TIME OF A FLASH EPROM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/1997
|
Application #:
|
08457588
|
Filing Dt:
|
06/01/1995
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING BIT LINE PRECHARGER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/1997
|
Application #:
|
08459957
|
Filing Dt:
|
06/02/1995
|
Title:
|
LAYERED LOW DIELECTRIC CONSTANT TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/1996
|
Application #:
|
08460603
|
Filing Dt:
|
06/01/1995
|
Title:
|
METHOD AND SYSTEM FOR PROTECTING A STACKED GATE EDGE IN A SEMI- CONDUCTOR DEVICE FROM SELF ALIGNED SOURCE (SAS) ETCH IN A SEMI- CONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/1997
|
Application #:
|
08463448
|
Filing Dt:
|
06/05/1995
|
Title:
|
NOVEL PROCESSING TECHNIQUES FOR ACHIEVING PRODUCTION-WORTHY, LOW DIELECTRIC, LOW INTERCONNECT RESISTANCE AND HIGH PERFORMANCE IC
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/1998
|
Application #:
|
08464024
|
Filing Dt:
|
06/05/1995
|
Title:
|
FLASH EEPROM MEMORY WITH IMPROVED DISCHARGED SPEED USING SUBSTRATE BIAS AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08468861
|
Filing Dt:
|
06/06/1995
|
Title:
|
LOW LOSS, REGULATED CHARGE PUMP WITH INTEGRATED FERROELECTRIC CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/1997
|
Application #:
|
08469953
|
Filing Dt:
|
06/06/1995
|
Title:
|
NONVOLATILE MEMORY CELL WITH VERTICAL GATE OVERLAP AND ZERO BIRDS BEAKS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/1997
|
Application #:
|
08474610
|
Filing Dt:
|
06/07/1995
|
Title:
|
METHOD OF MAKING NONVOLATILE MEMORY CELL WITH VERICAL GATE OVERLAP AND ZERO BIRDS'BEAKS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/1997
|
Application #:
|
08474879
|
Filing Dt:
|
06/07/1995
|
Title:
|
NONVOLATILE MEMORY CELL FORMED USING SELF ALIGNED SOURCE IMPLANT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/1996
|
Application #:
|
08483038
|
Filing Dt:
|
06/06/1995
|
Title:
|
A SENSE CIRCUIT FOR A FLASH EEPROM CELL HAVING A NEGATIVE DELTA THRESHOLD VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1997
|
Application #:
|
08484252
|
Filing Dt:
|
06/07/1995
|
Title:
|
FLASH EEPROM ARRAY WITH FLOATING SUBSTRATE ERASE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1996
|
Application #:
|
08484580
|
Filing Dt:
|
06/07/1995
|
Title:
|
NONVOLATILE MEMORY CELL FORMED USING SELF ALIGNED SOURCE IMPLANT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/1997
|
Application #:
|
08486192
|
Filing Dt:
|
06/07/1995
|
Title:
|
METHOD OF INHIBITING DEGRADATION OF ULTRA SHORT CHANNEL CHARGE-CARRYING DEVICES DURING DISCHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/1996
|
Application #:
|
08487252
|
Filing Dt:
|
06/13/1995
|
Title:
|
NON-VOLATILE MEMORY ARRAY WITH OVER-ERASE CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1996
|
Application #:
|
08493138
|
Filing Dt:
|
06/21/1995
|
Title:
|
CHANNEL HOT-CARRIER PAGE WRITE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/1997
|
Application #:
|
08493640
|
Filing Dt:
|
06/22/1995
|
Title:
|
ISOLATION USING SELF-ALIGNED TRENCH FORMATION AND CONVENTIONAL LOCOS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1996
|
Application #:
|
08500648
|
Filing Dt:
|
07/11/1995
|
Title:
|
PROCESS FOR SELF-ALIGNED SOURCE FOR HIGH DENSITY MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/1996
|
Application #:
|
08508425
|
Filing Dt:
|
07/31/1995
|
Title:
|
FLASH EEPROM ARRAY WITH FLOATING SUBSTRATE ERASE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08510118
|
Filing Dt:
|
08/01/1995
|
Title:
|
THREE-DIMENSIONAL NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
08512222
|
Filing Dt:
|
08/07/1995
|
Title:
|
CLOCK SIGNAL GENERATING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08515433
|
Filing Dt:
|
08/15/1995
|
Title:
|
KSD PROTECTION APPARATUS HAVING FLOATING ESD BUS AND SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1997
|
Application #:
|
08515558
|
Filing Dt:
|
08/16/1995
|
Title:
|
FERROELECTRIC NONVOLATILE RANDOM ACCESS MEMORY UTILIZING SELF-BOOTSTRAPPING PLATE LINE SEGMENT DRIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/1997
|
Application #:
|
08525497
|
Filing Dt:
|
09/08/1995
|
Title:
|
INTEGRATION OF HIGH VALUE CAPACITOR WITH FERROELECTRIC MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08533965
|
Filing Dt:
|
09/26/1995
|
Title:
|
INFORMATION PROCESSING DEVICE WITH DECISION CIRCUITS AND PARTITIONED ADDRESS AREAS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/1997
|
Application #:
|
08534141
|
Filing Dt:
|
09/26/1995
|
Title:
|
CORRECTION METHOD LEADING TO A UNIFORM THRESHOLD VOLTAGE DISTRIBUTION FOR A FLASH EPROM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08537116
|
Filing Dt:
|
09/29/1995
|
Title:
|
WATCHDOG SYSTEM HAVING DATA DIFFERENTIATING MEANS FOR USE IN MONITORING OF SEMICONDUCTOR WAFER TESTING LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/1997
|
Application #:
|
08538519
|
Filing Dt:
|
10/03/1995
|
Title:
|
HIGH SPEED PROGRAMMABLE MACROCELL WITH COMBINED PATH FOR STORAGE AND COMBINATORIAL MODES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/1997
|
Application #:
|
08539645
|
Filing Dt:
|
10/05/1995
|
Title:
|
ELECTROSTATIC DISCHARGE (ESD) PROTECTION STRUCTURE FOR HIGH VOLTAGE PINS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/1997
|
Application #:
|
08543684
|
Filing Dt:
|
10/16/1995
|
Title:
|
FLASH EEPROM MEMORY WITH SEPARATE REFERENCE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/1999
|
Application #:
|
08544470
|
Filing Dt:
|
10/18/1995
|
Title:
|
METHOD OF MAKING INTEGRATION OF HIGH VALUE CAPACITOR WITH FERRO- ELECTRIC MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/1997
|
Application #:
|
08547494
|
Filing Dt:
|
10/24/1995
|
Title:
|
OVERERASE CORRECTION FOR FLASH MEMORY WHICH LIMITS OVERERASE AND PREVENTS ERASE VERIFY ERRORS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/1997
|
Application #:
|
08549915
|
Filing Dt:
|
10/30/1995
|
Title:
|
ERASABLE AND PROGRAMMABLE SINGLE CHIP CLOCK GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/1997
|
Application #:
|
08550165
|
Filing Dt:
|
10/30/1995
|
Title:
|
METHOD AND APPARATUS FOR GENERATING AN ASYNCHRONOUSLY CLOCKED SIGNAL IN A SYNCHRONOUSLY CLOCKED PROGRAMMABLE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/1997
|
Application #:
|
08551422
|
Filing Dt:
|
11/01/1995
|
Title:
|
TEMPERATURE COMPENSATED REFERENCE FOR OVERERASE CORRECTION CIRCUITRY IN A FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/1997
|
Application #:
|
08551705
|
Filing Dt:
|
11/01/1995
|
Title:
|
PROGRAM ALGORITHM FOR LOW VOLTAGE SINGLE POWER SUPPLY FLASH MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08559082
|
Filing Dt:
|
11/17/1995
|
Title:
|
METHOD OF ELIMINATING OR REDUCING POLY1 OXIDATION AT STACKED GATE EDGE IN FLASH EPROM PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/1998
|
Application #:
|
08560459
|
Filing Dt:
|
11/17/1995
|
Title:
|
FAST 3-STATE BOOSTER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/1997
|
Application #:
|
08566204
|
Filing Dt:
|
12/01/1995
|
Title:
|
POWER SUPPLY INDEPENDENT CURRENT SOURCE FOR FLASH EPROM ERASURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08568195
|
Filing Dt:
|
12/06/1995
|
Title:
|
METHOD OF FORMING A SILICON GATE TO PRODUCE SILICON DEVICES WITH IMPROVED PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1999
|
Application #:
|
08569704
|
Filing Dt:
|
12/08/1995
|
Title:
|
SELECTIVELY OXIDIZED FIELD OXIDE REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08576451
|
Filing Dt:
|
12/21/1995
|
Title:
|
METHOD AND APPARATUS FOR TESTING A DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1998
|
Application #:
|
08578094
|
Filing Dt:
|
12/26/1995
|
Title:
|
MACROCELL HAVING A DUAL PURPOSE INPUT REGISTER FOR USE IN A LOGIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08578178
|
Filing Dt:
|
12/29/1995
|
Title:
|
WAFER CLEANING PROCEDURE USEFUL IN THE MANUFACTURE OF A NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1998
|
Application #:
|
08578805
|
Filing Dt:
|
12/26/1995
|
Title:
|
CONTROL SYSTEM FOR CHARGING BATTERIES AND ELECTRONIC APPARATUS USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/1997
|
Application #:
|
08581061
|
Filing Dt:
|
12/29/1995
|
Title:
|
DISPOSABLE POSTS FOR SELF-ALIGNED NON-ENCLOSED CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
08581347
|
Filing Dt:
|
12/29/1995
|
Title:
|
WAFER TEMPERATURE CONTROL APPARATUS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1998
|
Application #:
|
08582720
|
Filing Dt:
|
01/04/1996
|
Title:
|
SIMPLIFIED PROCESS FOR FABRICATING FLASH EEPROM CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/1997
|
Application #:
|
08584530
|
Filing Dt:
|
01/11/1996
|
Title:
|
MULTIPLE WORD WIDTH MEMORY ARRAY CLOCKING SCHEME FOR READING WORDS FROM A MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
08587417
|
Filing Dt:
|
01/16/1996
|
Title:
|
METHOD OF FORMING LOCAL OXIDATION WITH SLOPED SILICON RECESS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1998
|
Application #:
|
08589750
|
Filing Dt:
|
01/22/1996
|
Title:
|
SOURCELESS FLOATING GATE MEMORY DEVICE AND METHOD OF STORING DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
08592868
|
Filing Dt:
|
01/24/1996
|
Title:
|
DESIGN ARCHITECTURE FOR A PARALLEL AND SERIAL PROGRAMMING INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/1997
|
Application #:
|
08593748
|
Filing Dt:
|
01/29/1996
|
Title:
|
AUTOMATIC GAIN CONTROL CIRCUIT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/1997
|
Application #:
|
08594256
|
Filing Dt:
|
01/30/1996
|
Title:
|
PASS TRANSISTOR VOLTAGE CONTROL CIRCUIT
|
|