skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:027233/0439   Pages: 19
Recorded: 11/16/2011
Attorney Dkt #:HYNIX
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 11
1
Patent #:
Issue Dt:
01/12/1999
Application #:
08656164
Filing Dt:
05/31/1996
Title:
RENUMBERED ARRAY ARCHITECTURE FOR MULTI-ARRAY MEMORIES
2
Patent #:
Issue Dt:
09/15/1998
Application #:
08774824
Filing Dt:
12/27/1996
Title:
THIN FILM TRANSISTOR FOR ANTISTATIC CIRCUIT AND METHOD FOR FABRICATING THE SAME
3
Patent #:
Issue Dt:
03/27/2001
Application #:
08885035
Filing Dt:
06/30/1997
Title:
A SEMICONDUCTOR MEMEORY DEVICE HAVING PLURAL MEMORY CELL ARRAYS DIVIDED INTO PLURAL BANK SECTIONS
4
Patent #:
Issue Dt:
03/27/2001
Application #:
09127443
Filing Dt:
07/31/1998
Title:
THIN FILM TRANSISTOR FOR ANTISTATIC CIRCUIT AND METHOD FOR FABRICATING THE SAME
5
Patent #:
Issue Dt:
03/26/2002
Application #:
09329263
Filing Dt:
06/28/1999
Title:
DATA BUS LINE CONTROL CIRCUIT
6
Patent #:
Issue Dt:
10/02/2001
Application #:
09397136
Filing Dt:
09/16/1999
Title:
METHOD FOR FABRICATING CONTACT PAD FOR SEMICONDUCTOR DEVICE
7
Patent #:
Issue Dt:
12/11/2001
Application #:
09451852
Filing Dt:
12/01/1999
Title:
A SEMICONDUCTOR MEMORY ARRAY LAYOUT
8
Patent #:
Issue Dt:
02/26/2002
Application #:
09710958
Filing Dt:
11/14/2000
Title:
Method for fabricating a semiconductor memory device
9
Patent #:
Issue Dt:
06/03/2008
Application #:
10882442
Filing Dt:
07/01/2004
Publication #:
Pub Dt:
11/17/2005
Title:
METHOD FOR DETECTING COLUMN FAIL BY CONTROLLING SENSE AMPLIFIER OF MEMORY DEVICE
10
Patent #:
Issue Dt:
12/11/2007
Application #:
11476597
Filing Dt:
06/29/2006
Publication #:
Pub Dt:
03/29/2007
Title:
CLOCK CONTROL DEVICE FOR TOGGLING AN INTERNAL CLOCK OF A SYNCHRONOUS DRAM FOR REDUCED POWER CONSUMPTION
11
Patent #:
Issue Dt:
07/08/2008
Application #:
11582638
Filing Dt:
10/17/2006
Publication #:
Pub Dt:
12/06/2007
Title:
METHOD FOR FABRICATING SEMICONDUCTOR DEVICE HAVING CAPACITOR
Assignor
1
Exec Dt:
08/22/2011
Assignee
1
44 CHIPMAN HILL
SUITE 1000
SAINT JOHN, NB, CANADA E2L 2A9
Correspondence name and address
MOSAID CORPORATION LTD.
5700 GRANITE PARKWAY
SUITE 960
PLANO, TX 75024

Search Results as of: 05/24/2024 03:31 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT