Total properties:
24
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
09913243
|
Filing Dt:
|
08/09/2001
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
HDL PREPROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2009
|
Application #:
|
10537046
|
Filing Dt:
|
12/12/2005
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
Title:
|
ACCELERATED HARDWARE EMULATION ENVIRONMENT FOR PROCESSOR-BASED SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
10551571
|
Filing Dt:
|
09/29/2005
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
MIXED-DOMAIN ANALOG/RF SIMULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
10554139
|
Filing Dt:
|
02/01/2008
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
ANALOG DESIGN RETARGETING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
10554143
|
Filing Dt:
|
02/01/2007
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
Accelerated Analog and/or Rf Simulation
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
11818163
|
Filing Dt:
|
06/12/2007
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
Hardware interface board for connecting an emulator to a network
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
12093941
|
Filing Dt:
|
05/15/2008
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
RANDOM ACCESS MEMORY FOR USE IN AN EMULATION ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12094401
|
Filing Dt:
|
05/20/2008
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
COMMUNICATION SCHEME BETWEEN PROGRAMMABLE SUB-CORES IN AN EMULATION ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
12307655
|
Filing Dt:
|
01/05/2010
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
APPARATUS AND METHOD FOR MAGNIFYING AN IMAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2019
|
Application #:
|
12918984
|
Filing Dt:
|
02/22/2011
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
Identifying the Defective Layer of a Yield Excursion Through the Statistical Analysis of Scan Diagnosis Results
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
12918986
|
Filing Dt:
|
04/21/2011
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
Detection And Diagnosis Of Scan Cell Internal Defects
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
12918988
|
Filing Dt:
|
04/01/2011
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
THE PERFORMANCE OF SIGNATURE-BASED DIAGNOSIS FOR LOGIC BIST
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
12991688
|
Filing Dt:
|
06/30/2011
|
Publication #:
|
|
Pub Dt:
|
02/23/2012
| | | | |
Title:
|
SCAN CELL USE WITH REDUCED POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2015
|
Application #:
|
13501446
|
Filing Dt:
|
12/04/2012
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
GENERALIZATION OF SHOT DEFINITIONS FOR MASK AND WAFER WRITING TOOLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
13881866
|
Filing Dt:
|
04/26/2013
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
METHOD AND SYSTEM FOR IDENTIFYING RARE-EVENT FAILURE RATES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
13980287
|
Filing Dt:
|
07/17/2013
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
Test Scheduling With Pattern-Independent Test Access Mechanism
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2016
|
Application #:
|
14402210
|
Filing Dt:
|
11/19/2014
|
Publication #:
|
|
Pub Dt:
|
10/08/2015
| | | | |
Title:
|
MULTI-FPGA PROTOTYPING OF AN ASIC CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2018
|
Application #:
|
14907501
|
Filing Dt:
|
01/25/2016
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
AUTOMATED METHOD FOR ANALYZING A BOARD HAVING A PLURALITY OF FPGA COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2019
|
Application #:
|
15031314
|
Filing Dt:
|
04/22/2016
|
Publication #:
|
|
Pub Dt:
|
09/22/2016
| | | | |
Title:
|
METHOD AND SYSTEM OF FAST NESTED-LOOP CIRCUIT VERIFICATION FOR PROCESS AND ENVIRONMENTAL VARIATION AND HIERARCHICAL CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2022
|
Application #:
|
16088990
|
Filing Dt:
|
09/27/2018
|
Publication #:
|
|
Pub Dt:
|
10/15/2020
| | | | |
Title:
|
IDENTIFICATION OF KEY ERRORS IN A SYSTEM HAVING A LARGE NUMBER OF ERROR EVENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2021
|
Application #:
|
16089408
|
Filing Dt:
|
09/28/2018
|
Publication #:
|
|
Pub Dt:
|
09/24/2020
| | | | |
Title:
|
CIRCUIT VALIDATION FOR CIRCUITS COMPRISING MULTIPLE POSSIBLE VARIANTS FOR INDIVIDUAL COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2022
|
Application #:
|
16321929
|
Filing Dt:
|
01/30/2019
|
Publication #:
|
|
Pub Dt:
|
06/13/2019
| | | | |
Title:
|
Activity Coverage Assessment of Circuit Designs Under Test Stimuli
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2021
|
Application #:
|
16472331
|
Filing Dt:
|
06/21/2019
|
Publication #:
|
|
Pub Dt:
|
12/12/2019
| | | | |
Title:
|
Electrical Energy Management of a Vehicle System of a Motor Vehicle
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2021
|
Application #:
|
16472659
|
Filing Dt:
|
06/21/2019
|
Publication #:
|
|
Pub Dt:
|
11/28/2019
| | | | |
Title:
|
Low-Energy Operation of Motor Vehicle Functions During the Operation of the Motor Vehicle
|
|