Total properties:
18
|
|
Patent #:
|
|
Issue Dt:
|
04/16/1991
|
Application #:
|
07283340
|
Filing Dt:
|
12/12/1988
|
Title:
|
SELECTIVE ASPERITY DEFINITION TECHNIQUE SUITABLE FOR USE IN FABRICATING FLOATING-GATE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1991
|
Application #:
|
07524329
|
Filing Dt:
|
05/16/1990
|
Title:
|
LOW POWER PROGRAMMING CIRCUIT FOR USER PROGRAMMABLE DIGITAL LOGIC ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/1991
|
Application #:
|
07525288
|
Filing Dt:
|
05/17/1990
|
Title:
|
HIGH VOLTAGE MOS TRANSISTOR HAVING SHIELDED CROSSOVER PATH FOR A HIGH VOLTAGE CONNECTION BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1992
|
Application #:
|
07628307
|
Filing Dt:
|
12/14/1990
|
Title:
|
INTEGRATED CIRCUIT DEVICE PARTICULARLY ADAPTED FOR HIGH VOLTAGE APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/1994
|
Application #:
|
07810250
|
Filing Dt:
|
12/19/1991
|
Title:
|
ELECTRICALLY ERASABLE AND PROGRAMMABLE READ-ONLY MEMORY WITH SOURCE AND DRAIN REGIONS ALONG SIDEWALLS OF A TRENCH STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1993
|
Application #:
|
07867729
|
Filing Dt:
|
04/10/1992
|
Title:
|
PROCESS FOR MAKING THIN FILM SILICON-ON-INSULATOR WAFERS EMPLOYING WAFER BONDING AND WAFER THINNING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1993
|
Application #:
|
07929086
|
Filing Dt:
|
08/12/1992
|
Title:
|
SELECTIVE OXIDATION OF SILICON TRENCH SIDEWALL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/1994
|
Application #:
|
08036774
|
Filing Dt:
|
03/25/1993
|
Title:
|
COMBINATION DRIVER-SUMMING CIRCUIT FOR RAIL-TO-RAIL DIFFERENTIAL AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1996
|
Application #:
|
08308337
|
Filing Dt:
|
09/16/1994
|
Title:
|
PROCESSOR WITH WORD-ALIGNED BRANCH TARGET IN A BYTE-ORIENTED INSTRUCTION SET
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/1997
|
Application #:
|
08345167
|
Filing Dt:
|
11/28/1994
|
Title:
|
PRE-REGULATOR WITH LIGHT SWITCH TO LIMIT VOLTAGE RINGING ON TURN-OFF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/1996
|
Application #:
|
08426512
|
Filing Dt:
|
04/21/1995
|
Title:
|
METHOD OF FABRICATING NON-VOLATILE SIDEWALL MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/1997
|
Application #:
|
08453412
|
Filing Dt:
|
05/30/1995
|
Title:
|
LOW NOISE CONTROLLER FOR PULSE WIDTH MODULATED CONVERTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08705072
|
Filing Dt:
|
08/29/1996
|
Title:
|
CMOS PROCESS UTILIZING DISPOSABLE SILICON NITRIDE SPACERS FOR MAKING LIGHTLY DOPED DRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08753554
|
Filing Dt:
|
11/26/1996
|
Title:
|
ELECTRICALLY ERASABLE AND PROGRAMMABLE READ ONLY MEMORY (EEPROM) HAVING MULTIPLE OVERLAPPING METALLIZATION LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
09107523
|
Filing Dt:
|
06/30/1998
|
Title:
|
VARIABLE GAIN AMPLIFIER USING IMPEDANCE NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
09158685
|
Filing Dt:
|
09/22/1998
|
Title:
|
HIGH DENSITY LEADED BALL-GRID ARRAY PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09535948
|
Filing Dt:
|
03/27/2000
|
Title:
|
Method and circuit for reduced power consumption in a charge pump circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10365634
|
Filing Dt:
|
02/11/2003
|
Publication #:
|
|
Pub Dt:
|
08/07/2003
| | | | |
Title:
|
OPTIMIZED GATE IMPLANTS FOR REDUCING DOPANT EFFECTS DURING GATE ETCHING
|
|