Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 014988/0446 | |
| Pages: | 4 |
| | Recorded: | 02/17/2004 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
10652053
|
Filing Dt:
|
08/29/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
|
Title:
|
METHOD OF FABRICATING ELECTRONIC COMPONENT USING RESIST STRUCTURE WITH NO UNDERCUT
|
|
|
Assignee
|
|
|
|
|
| LOCATELLIKADE 1 PARNASSUSTOREN |
| 1076 AZ AMSTERDAM, NETHERLANDS |
|
|
Correspondence name and address
|
| |
SILICON VALLEY IP GROUP, PC
|
| |
DOMINIC M. KOTAB
|
| |
P.O. BOX 721120
|
| |
SAN JOSE, CALIFORNIA 95172-1120
|
Search Results as of:
05/29/2024 03:46 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
