Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 025321/0451 | |
| Pages: | 9 |
| | Recorded: | 11/30/2010 | | |
Conveyance: | SECURITY AGREEMENT |
|
Total properties:
6
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11706473
|
Filing Dt:
|
02/14/2007
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
METHODS OF MANUFACTURING PRINTED CIRCUIT BOARDS WITH STACKED MICRO VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12070811
|
Filing Dt:
|
02/20/2008
|
Publication #:
|
|
Pub Dt:
|
08/21/2008
| | | | |
Title:
|
METHOD OF MANUFACTURING A PRINTED CIRCUIT BOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12157021
|
Filing Dt:
|
06/05/2008
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
Title:
|
METHOD OF MANUFACTURING A MULTILAYER PRINTED WIRING BOARD WITH COPPER WRAP PLATED HOLE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12381925
|
Filing Dt:
|
03/17/2009
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
METHODS OF MANUFACTURING PRINTED CIRCUIT BOARDS WITH STACKED MICRO VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
12539172
|
Filing Dt:
|
08/11/2009
|
Publication #:
|
|
Pub Dt:
|
02/18/2010
| | | | |
Title:
|
MANUFACTURING METHODS OF MULTILAYER PRINTED CIRCUIT BOARD HAVING STACKED VIA
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12772086
|
Filing Dt:
|
04/30/2010
|
Title:
|
METHODS OF MANUFACTURING PRINTED CIRCUIT BOARDS
|
|
Assignee
|
|
|
3 PARK PLAZA, 9TH FLOOR |
IRVINE, CALIFORNIA 92614 |
|
Correspondence name and address
|
|
CT LIEN SOLUTIONS
|
|
ATTN: SUSAN O'BRIEN
|
|
187 WOLF ROAD, SUITE 101
|
|
ALBANY, NEW YORK 12205
|
Search Results as of:
05/30/2024 01:37 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|