Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 057442/0452 | |
| Pages: | 17 |
| | Recorded: | 09/10/2021 | | |
| Attorney Dkt #: | MI22-7330 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2022
|
Application #:
|
17027046
|
Filing Dt:
|
09/21/2020
|
|
Publication #:
|
|
Pub Dt:
|
03/24/2022
| | | | |
|
Title:
|
Vertical Transistor, Integrated Circuitry, Method Of Forming A Vertical Transistor, And Method Of Forming Integrated Circuitry
|
|
|
Assignee
|
|
|
|
|
| 8000 SOUTH FEDERAL WAY, MS 1- 525 |
| BOISE, IDAHO 83716 |
|
|
Correspondence name and address
|
| |
WELLS ST. JOHN P.S.
|
| |
601 W. MAIN AVENUE
|
| |
SUITE 600
|
| |
SPOKANE, WA 99201
|
Search Results as of:
05/26/2024 04:38 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
