Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 015864/0466 | |
| Pages: | 2 |
| | Recorded: | 02/20/2003 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10371736
|
Filing Dt:
|
02/20/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
|
Title:
|
Method and apparatus for implementing a selectively operable clock booster for DDR memory or other logic modules which utilize partially-defective memory parts, or a combination of partially-defective and flawless memory parts
|
|
|
Assignee
|
|
|
|
|
| 2 CHURCH STREET-BOX HM666 |
| CLARENDON HOUSE |
| HAMILTON HM CX, BERMUDA |
|
|
Correspondence name and address
|
| |
STEVEN L. NICHOLS
|
| |
RIVER PARK CORPORATION CENTER ONE
|
| |
10653 S. RIVER FRONT PARKWAY
|
| |
SUITE 150
|
| |
SOUTH JORDAN, UT 84095
|
Search Results as of:
06/14/2024 03:31 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
