Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 017634/0468 | |
| Pages: | 3 |
| | Recorded: | 02/28/2006 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11364104
|
Filing Dt:
|
02/28/2006
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH FUNCTIONAL STATE CONFIGURABLE MEMORY AND METHOD OF CONFIGURING FUNCTIONAL STATES OF THE INTEGRATED CIRCUIT MEMORY
|
|
Assignee
|
|
|
7700 WEST PARMER LANE |
LAW DEPARTMENT |
AUSTIN, TEXAS 78729 |
|
Correspondence name and address
|
|
FREESCALE SEMICONDUCTOR, INC.
|
|
MD: TX32/PL02
|
|
7700 WEST PARMER LANE
|
|
AUSTIN, TEXAS 78729
|
Search Results as of:
06/18/2024 12:45 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|