Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 037617/0474 | |
| Pages: | 12 |
| | Recorded: | 01/29/2016 | | |
Attorney Dkt #: | GR TO GR2 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
8
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2012
|
Application #:
|
12291460
|
Filing Dt:
|
11/10/2008
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
BUFFERING ARCHITECTURE FOR PACKET INJECTION AND EXTRACTION IN ON-CHIP NETWORKS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12317143
|
Filing Dt:
|
12/19/2008
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
Title:
|
HORIZONTAL NANOTUBE/NANOFIBER GROWTH METHOD
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12337057
|
Filing Dt:
|
12/17/2008
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
DATA TRANSMISSION METHOD AND CORRESPONDING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12370304
|
Filing Dt:
|
02/12/2009
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
Title:
|
METHOD OF MANUFACTURING A BURIED-GATE SEMICONDUCTOR DEVICE AND CORRESPONDING INTEGRATED CIRCUIT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12500692
|
Filing Dt:
|
07/10/2009
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
Title:
|
SYNCHRONIZATION OF SECONDARY DECODED MEDIA STREAMS WITH A PRIMARY MEDIA STREAM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
13179640
|
Filing Dt:
|
07/11/2011
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING A PASSIVE COMPONENT OF CAPACITORS AND PROCESS FOR FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2015
|
Application #:
|
13326951
|
Filing Dt:
|
12/15/2011
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
Title:
|
THREE-DIMENSIONAL IMAGE SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13340255
|
Filing Dt:
|
12/29/2011
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
Title:
|
VIALESS INTEGRATION FOR DUAL THIN FILMS - THIN FILM RESISTOR AND HEATER
|
|
Assignee
|
|
|
12 RUE JULES HOROWITZ |
GRENOBLE, FRANCE 38109 |
|
Correspondence name and address
|
|
STMICROELECTRONICS, INC.
|
|
750 CANYON DRIVE, SUITE 300
|
|
COPPELL, TX 75019
|
Search Results as of:
05/29/2024 03:29 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|