Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 019542/0484 | |
| Pages: | 4 |
| | Recorded: | 07/11/2007 | | |
| Attorney Dkt #: | 251310-1260 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11776027
|
Filing Dt:
|
07/11/2007
|
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
|
Title:
|
MEMORY AND 1-BIT ERROR CHECKING METHOD THEREOF
|
|
|
Assignee
|
|
|
|
|
| NO. 16, LI-HSIN RD. |
| SCIENCE-BASED INDUSTRIAL PARK |
| HSINCHU, TAIWAN R.O.C. |
|
|
Correspondence name and address
|
| |
DANIEL R. MCCLURE
|
| |
100 GALLERIA PARKWAY
|
| |
SUITE 1750
|
| |
ATLANTA, GA 30339
|
Search Results as of:
06/01/2024 06:16 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
