Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 026551/0484 | |
| Pages: | 12 |
| | Recorded: | 07/06/2011 | | |
Attorney Dkt #: | 252209-9010 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
11
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09128923
|
Filing Dt:
|
08/04/1998
|
Title:
|
STATE PARSER FOR A MULTI-STAGE GRAPHICS PIPELINE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09132566
|
Filing Dt:
|
08/11/1998
|
Title:
|
METHOD AND APPARATUS FOR INTERPOLATIVE, ADAPTIVE ILLUMINATION IN 3D GRAPHICS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09167905
|
Filing Dt:
|
10/07/1998
|
Title:
|
APPARATUS AND METHOD FOR GRAY-SCALE AND BRIGHTNESS DISPLAY CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09236062
|
Filing Dt:
|
01/22/1999
|
Title:
|
COMMAND REORDERING FOR OUT OF ORDER BUS TRANSFER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09313857
|
Filing Dt:
|
05/18/1999
|
Title:
|
SYSTEM AND METHOD FOR IMPLEMENTING A TWO-LAYER Z-RANGE BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09330788
|
Filing Dt:
|
06/11/1999
|
Title:
|
METHOD FOR IMPLEMENTING RESISTANCE, CAPACTANCE AND/OR INDUCTANCE IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
09399280
|
Filing Dt:
|
09/17/1999
|
Title:
|
SYNCHRONIZED TWO-LEVEL GRAPHICS PROCESSING CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
09420047
|
Filing Dt:
|
10/18/1999
|
Title:
|
NON-FLUSHING ATOMIC OPERATION IN A BURST MODE TRANSFER DATA STORAGE ACCESS ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09453598
|
Filing Dt:
|
11/29/1999
|
Title:
|
APPARATUS AND METHOD FOR Z-BUFFER COMPRESSION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
09492967
|
Filing Dt:
|
01/27/2000
|
Title:
|
COMMAND INTERPRETATION SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
09664988
|
Filing Dt:
|
09/18/2000
|
Title:
|
SYSTEM FOR LOW MISS RATE REPLACEMENT OF TEXTURE CACHE LINES
|
|
Assignee
|
|
|
CHARLES ADAMS, RITCHIE & DUCKWORTH |
ZEPHYR HOUSE, MARY STREET, P.O. BOX 709 |
GRAND CAYMAN, CAYMAN ISLANDS |
|
Correspondence name and address
|
|
DANIEL R. MCCLURE
|
|
600 GALLERIA PARKWAY
|
|
SUITE 1500
|
|
ATLANTA, GA 30339
|
Search Results as of:
05/26/2024 11:56 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|