skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:020218/0486   Pages: 4
Recorded: 12/10/2007
Attorney Dkt #:ID 059607
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 11
1
Patent #:
Issue Dt:
02/18/2003
Application #:
09209532
Filing Dt:
12/11/1998
Title:
METHOD AND APPARATUS FOR PROVIDING INSTRUCTION STREAMS TO A PROCESSING DEVICE
2
Patent #:
Issue Dt:
03/05/2002
Application #:
09209542
Filing Dt:
12/11/1998
Title:
RECONFIGURABLE PROCESSOR DEVICES
3
Patent #:
Issue Dt:
07/17/2001
Application #:
09341565
Filing Dt:
07/13/1999
Title:
FIELD PROGRAMMABLE PROCESSOR DEVICES
4
Patent #:
Issue Dt:
06/26/2001
Application #:
09341566
Filing Dt:
07/13/1999
Title:
FIELD PROGRAMMABLE PROCESSOR ARRAYS
5
Patent #:
Issue Dt:
05/20/2003
Application #:
09555624
Filing Dt:
06/01/2000
Title:
IMPLEMENTATION OF MULTIPLIERS IN PROGRAMMABLE ARRAYS
6
Patent #:
Issue Dt:
03/18/2003
Application #:
09761768
Filing Dt:
01/18/2001
Publication #:
Pub Dt:
07/18/2002
Title:
INKJET PRINTHEAD WITH HIGH NOZZLE TO PRESSURE ACTIVATOR RATIO
7
Patent #:
Issue Dt:
04/01/2003
Application #:
09891736
Filing Dt:
06/25/2001
Publication #:
Pub Dt:
11/01/2001
Title:
FIELD PROGRAMMABLE PROCESSOR ARRAYS
8
Patent #:
Issue Dt:
02/22/2005
Application #:
10224093
Filing Dt:
08/19/2002
Publication #:
Pub Dt:
02/19/2004
Title:
LOW-POWER VOLTAGE MODULATION CIRCUIT FOR PASS DEVICES
9
Patent #:
Issue Dt:
11/16/2004
Application #:
10337596
Filing Dt:
01/06/2003
Publication #:
Pub Dt:
10/02/2003
Title:
METHOD AND APPARATUS FOR VARYING INSTRUCTION STREAMS PROVIDED TO A PROCESSING DEVICE USING MASKS
10
Patent #:
Issue Dt:
09/20/2005
Application #:
10628906
Filing Dt:
07/28/2003
Publication #:
Pub Dt:
02/03/2005
Title:
METHODS AND SYSTEMS FOR REDUCING LEAKAGE CURRENT IN SEMICONDUCTOR CIRCUITS
11
Patent #:
Issue Dt:
06/19/2007
Application #:
11006974
Filing Dt:
12/07/2004
Publication #:
Pub Dt:
04/21/2005
Title:
METHODS AND SYSTEMS FOR REDUCING LEAKAGE CURRENT IN SEMICONDUCTOR CIRCUITS
Assignor
1
Exec Dt:
11/13/2007
Assignee
1
1006, OAZA-KADOMA
KADOMA-SHI, OSAKA, JAPAN
Correspondence name and address
DAVID J. CUSHING
2100 PENNSYLVANIA AVENUE, N.W.
WASHINGTON, DC 20037

Search Results as of: 06/06/2024 04:43 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT