skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:038354/0501   Pages: 6
Recorded: 04/22/2016
Attorney Dkt #:PAT 7704W-2
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 1
1
Patent #:
Issue Dt:
06/25/2019
Application #:
15031314
Filing Dt:
04/22/2016
Publication #:
Pub Dt:
09/22/2016
Title:
METHOD AND SYSTEM OF FAST NESTED-LOOP CIRCUIT VERIFICATION FOR PROCESS AND ENVIRONMENTAL VARIATION AND HIERARCHICAL CIRCUITS
Assignors
1
Exec Dt:
11/24/2014
2
Exec Dt:
10/31/2014
3
Exec Dt:
10/31/2014
4
Exec Dt:
10/31/2014
Assignee
1
101-116 RESEARCH DRIVE
SASKATOON, CANADA S7N 3R3
Correspondence name and address
BORDEN LADNER GERVAIS LLP (OTTAWA) SHIN
WORLD EXCHANGE PLAZA
100 QUEEN STREET SUITE 1300
OTTAWA, K1P 1J9 CANADA

Search Results as of: 06/01/2024 05:35 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT