skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:034438/0507   Pages: 6
Recorded: 12/09/2014
Attorney Dkt #:SANDISK TECHNOLOGIES INC.
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 10
1
Patent #:
Issue Dt:
01/02/2001
Application #:
09159704
Filing Dt:
09/23/1998
Title:
PROGRAMMABLE ARRAYS FOR DATA CONVERSIONS BETWEEN ANALOG AND DIGITAL
2
Patent #:
Issue Dt:
05/10/2005
Application #:
10254919
Filing Dt:
09/24/2002
Publication #:
Pub Dt:
03/25/2004
Title:
HIGHLY COMPACT NON-VOLATILE MEMORY AND METHOD THEREFOR WITH INTERNAL SERIAL BUSES
3
Patent #:
Issue Dt:
05/31/2005
Application #:
10315451
Filing Dt:
12/09/2002
Publication #:
Pub Dt:
06/10/2004
Title:
ZONE BOUNDARY ADJUSTMENT FOR DEFECTS IN NON-VOLATILE MEMORIES
4
Patent #:
Issue Dt:
05/16/2006
Application #:
10443502
Filing Dt:
05/21/2003
Publication #:
Pub Dt:
11/25/2004
Title:
USE OF VOIDS BETWEEN ELEMENTS IN SEMICONDUCTOR STRUCTURES FOR ISOLATION
5
Patent #:
Issue Dt:
12/12/2006
Application #:
11114996
Filing Dt:
04/26/2005
Publication #:
Pub Dt:
09/08/2005
Title:
ZONE BOUNDARY ADJUSTMENT FOR DEFECTS IN NON-VOLATILE MEMORIES
6
Patent #:
Issue Dt:
08/01/2006
Application #:
11122738
Filing Dt:
05/05/2005
Publication #:
Pub Dt:
09/22/2005
Title:
HIGHLY COMPACT NON-VOLATILE MEMORY AND METHOD THEREFOR WITH INTERNAL SERIAL BUSES
7
Patent #:
Issue Dt:
08/04/2009
Application #:
11210218
Filing Dt:
08/22/2005
Publication #:
Pub Dt:
01/05/2006
Title:
USE OF VOIDS BETWEEN ELEMENTS IN SEMICONDUCTOR STRUCTURES FOR ISOLATION
8
Patent #:
Issue Dt:
11/04/2008
Application #:
11422719
Filing Dt:
06/07/2006
Publication #:
Pub Dt:
10/05/2006
Title:
HIGHLY COMPACT NON-VOLATILE MEMORY AND METHOD THEREFOR WITH INTERNAL SERIAL BUSES
9
Patent #:
Issue Dt:
02/24/2009
Application #:
11458995
Filing Dt:
07/20/2006
Publication #:
Pub Dt:
01/24/2008
Title:
SYSTEM FOR CONFIGURING COMPENSATION
10
Patent #:
Issue Dt:
05/30/2017
Application #:
11552227
Filing Dt:
10/24/2006
Publication #:
Pub Dt:
03/01/2007
Title:
Zone Boundary Adjustments for Defects in Non-Volatile Memories
Assignor
1
Exec Dt:
06/18/2014
Assignee
1
600 ANTON BLVD.
SUITE 1350
COSTA MESA, CALIFORNIA 92626
Correspondence name and address
INNOVATIVE MEMORY SYSTEMS, INC.
600 ANTON BLVD.
SUITE 1350
COSTA MESA, CA 92626

Search Results as of: 05/24/2024 03:01 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT