Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 062370/0515 | |
| Pages: | 3 |
| | Recorded: | 01/13/2023 | | |
| Attorney Dkt #: | TSMP20214335US01 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
18154244
|
Filing Dt:
|
01/13/2023
|
|
Publication #:
|
|
Pub Dt:
|
09/07/2023
| | | | |
|
Title:
|
Memory Arrays, Methods of Forming the Same, and Methods of Operating the Same
|
|
|
Assignee
|
|
|
|
|
| OFFICE OF THE GENERAL COUNSEL BUILDING 170, THIRD FLOOR, MAIN QUAD |
| P.O. BOX 20386 |
| STANFORD, CALIFORNIA 94305-2038 |
|
|
Correspondence name and address
|
| |
SLATER MATSIL, LLP/TSMC
|
| |
17950 PRESTON ROAD, SUITE 1000
|
| |
DALLAS, TX 75252
|
Search Results as of:
05/28/2024 10:00 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
