Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 023628/0528 | |
| Pages: | 4 |
| | Recorded: | 12/09/2009 | | |
| Attorney Dkt #: | 110LM-030700US |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12633731
|
Filing Dt:
|
12/08/2009
|
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
|
Title:
|
PROGRAMMABLE LOGIC BLOCK OF FPGA USING PHASE-CHANGE MEMORY DEVICE
|
|
|
Assignee
|
|
|
|
|
| 161 GAJEONG-DONG, YUSEONG-GU |
| DAEJEON, KOREA, REPUBLIC OF 305-350 |
|
|
Correspondence name and address
|
| |
AMPACC LAW GROUP
|
| |
3500 188TH ST. SW
|
| |
SUITE 103
|
| |
LYNNWOOD, WA 98037
|
Search Results as of:
05/25/2024 02:26 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
