skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:049757/0536   Pages: 11
Recorded: 07/16/2019
Attorney Dkt #:TW2085
Conveyance: CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).
Total properties: 20
1
Patent #:
7354851
Issue Dt:
04/08/2008
Application #:
11161080
Filing Dt:
07/22/2005
Publication #:
US20060166499
Pub Dt:
07/27/2006
Title:
METHOD FOR FABRICATING SEMICONDUCTOR DEVICE
2
Patent #:
7205217
Issue Dt:
04/17/2007
Application #:
11161177
Filing Dt:
07/26/2005
Publication #:
US20060160306
Pub Dt:
07/20/2006
Title:
METHOD FOR FORMING TRENCH GATE DIELECTRIC LAYER
3
Patent #:
7391078
Issue Dt:
06/24/2008
Application #:
11161398
Filing Dt:
08/02/2005
Publication #:
US20060170038
Pub Dt:
08/03/2006
Title:
NON-VOLATILE MEMORY AND MANUFACTURING AND OPERATING METHOD THEREOF
4
Patent #:
7166512
Issue Dt:
01/23/2007
Application #:
11161648
Filing Dt:
08/11/2005
Publication #:
US20060199333
Pub Dt:
09/07/2006
Title:
METHOD OF FABRICATING NON-VOLATILE MEMORY
5
Patent #:
7196371
Issue Dt:
03/27/2007
Application #:
11161994
Filing Dt:
08/25/2005
Publication #:
US20060175654
Pub Dt:
08/10/2006
Title:
FLASH MEMORY
6
Patent #:
7528438
Issue Dt:
05/05/2009
Application #:
11162035
Filing Dt:
08/26/2005
Publication #:
US20060186459
Pub Dt:
08/24/2006
Title:
NON-VOLATILE MEMORY INCLUDING ASSIST GATE
7
Patent #:
7368373
Issue Dt:
05/06/2008
Application #:
11162081
Filing Dt:
08/29/2005
Publication #:
US20060183311
Pub Dt:
08/17/2006
Title:
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICES AND PLUG
8
Patent #:
7144774
Issue Dt:
12/05/2006
Application #:
11162082
Filing Dt:
08/29/2005
Title:
METHOD OF FABRICATING NON-VOLATILE MEMORY
9
Patent #:
7550372
Issue Dt:
06/23/2009
Application #:
11162115
Filing Dt:
08/29/2005
Publication #:
US20060166497
Pub Dt:
07/27/2006
Title:
METHOD OF FABRICATING CONDUCTIVE LINES WITH SILICIDE LAYER
10
Patent #:
7274062
Issue Dt:
09/25/2007
Application #:
11162116
Filing Dt:
08/29/2005
Publication #:
US20060170026
Pub Dt:
08/03/2006
Title:
NON-VOLATILE MEMORY AND FABRICATING METHOD AND OPERATING METHOD THEREOF
11
Patent #:
7431260
Issue Dt:
10/07/2008
Application #:
11162273
Filing Dt:
09/05/2005
Publication #:
US20070051191
Pub Dt:
03/08/2007
Title:
WAFER MEASURING FIXTURE
12
Patent #:
7200040
Issue Dt:
04/03/2007
Application #:
11162365
Filing Dt:
09/08/2005
Publication #:
US20060215460
Pub Dt:
09/28/2006
Title:
METHOD OF OPERATING P-CHANNEL MEMORY
13
Patent #:
7391073
Issue Dt:
06/24/2008
Application #:
11162497
Filing Dt:
09/13/2005
Publication #:
US20060172491
Pub Dt:
08/03/2006
Title:
NON-VOLATILE MEMORY STRUCTURE AND METHOD OF FABRICATING NON-VOLATILE MEMORY
14
Patent #:
7442998
Issue Dt:
10/28/2008
Application #:
11162648
Filing Dt:
09/18/2005
Publication #:
US20060234446
Pub Dt:
10/19/2006
Title:
NON-VOLATILE MEMORY DEVICE
15
Patent #:
7193698
Issue Dt:
03/20/2007
Application #:
11182798
Filing Dt:
07/18/2005
Publication #:
US20070013900
Pub Dt:
01/18/2007
Title:
WAFER DEFECT DETECTION METHODS AND SYSTEMS
16
Patent #:
7292903
Issue Dt:
11/06/2007
Application #:
11184793
Filing Dt:
07/20/2005
Publication #:
US20060195209
Pub Dt:
08/31/2006
Title:
METHODS FOR DETERMINING TOOL ASSIGNMENT PREFERENCE AND MANUFACTURING SYSTEMS USING THE SAME
17
Patent #:
7254759
Issue Dt:
08/07/2007
Application #:
11203236
Filing Dt:
08/15/2005
Publication #:
US20060143550
Pub Dt:
06/29/2006
Title:
METHODS AND SYSTEMS FOR SEMICONDUCTOR DEFECT DETECTION
18
Patent #:
7442561
Issue Dt:
10/28/2008
Application #:
11207895
Filing Dt:
08/22/2005
Publication #:
US20060183256
Pub Dt:
08/17/2006
Title:
METHOD OF PIPING DEFECT DETECTION
19
Patent #:
7132354
Issue Dt:
11/07/2006
Application #:
11213931
Filing Dt:
08/30/2005
Publication #:
US20060134812
Pub Dt:
06/22/2006
Title:
INSPECTION METHODS FOR A SEMICONDUCTOR DEVICE
20
Patent #:
7260444
Issue Dt:
08/21/2007
Application #:
11228361
Filing Dt:
09/19/2005
Publication #:
US20060241802
Pub Dt:
10/26/2006
Title:
REAL-TIME MANAGEMENT SYSTEMS AND METHODS FOR MANUFACTURING MANAGEMENT AND YIELD RATE ANALYSIS INTEGRATION
Assignor
1
POWERCHIP TECHNOLOGY CORPORATION
Exec Dt:
06/28/2019
Assignee
1
POWERCHIP SEMICONDUCTOR MANUFACTURING CORPORATION
NO. 18, LI-HSIN RD. 1, HSINCHU SCIENCE PARK,
HSINCHU, TAIWAN
Correspondence name and address
JCIPRNET
P.O. BOX 600 TAIPEI GUTING
TAIPEI CITY, 10099 TAIWAN

Search Results as of: 06/07/2024 01:10 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT