Total properties:
315
Page
2
of
4
Pages:
1 2 3 4
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/1989
|
Application #:
|
07130481
|
Filing Dt:
|
12/09/1987
|
|
Title:
|
ISOLATION OF REGIONS IN A CMOS STRUCTURE USING SELECTIVE EPITAXIAL GROWTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/1989
|
Application #:
|
07135200
|
Filing Dt:
|
12/21/1987
|
|
Title:
|
NONVOLATILE ELECTRONIC ODOMETER WITH EXCESS WRITE CYCLE PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/1989
|
Application #:
|
07154768
|
Filing Dt:
|
02/11/1988
|
|
Title:
|
SELF-CORRECTING DIGITALLY CONTROLLED TIMING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/1990
|
Application #:
|
07205046
|
Filing Dt:
|
06/02/1988
|
|
Title:
|
DIGITALLY COMPENSATED MULTIPLYING DIGITAL TO ANALOG CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/1989
|
Application #:
|
07233506
|
Filing Dt:
|
08/18/1988
|
|
Title:
|
LOW NOISE OUTPUT BUFFER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/1989
|
Application #:
|
07248218
|
Filing Dt:
|
09/22/1988
|
|
Title:
|
BANDGAP VOLTAGE REFERENCE INCLUDING A PROCESS AND TEMPERATURE INSENSITIVE START-UP CIRCUIT AND POWER-DOWN CAPABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/1991
|
Application #:
|
07248265
|
Filing Dt:
|
09/21/1988
|
|
Title:
|
A METHOD OF MAKING CMOS INTEGRATED DEVICES IN SEEDED ISLANDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/1990
|
Application #:
|
07258961
|
Filing Dt:
|
10/17/1988
|
|
Title:
|
METHOD FOR PROVIDING AN IMPROVED HUMAN USER INTERFACE TO A KNOWLEDGE BASED SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/1990
|
Application #:
|
07267899
|
Filing Dt:
|
11/04/1988
|
|
Title:
|
METHOD FOR FORMING EPITAXIAL SILICON ON INSULATOR STRUCTURES USING OXIDIZED POROUS SILICON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/1990
|
Application #:
|
07269022
|
Filing Dt:
|
11/09/1988
|
|
Title:
|
BUFFER CIRCUIT WITH LOAD SENSITIVE TRANSITION CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/1990
|
Application #:
|
07276602
|
Filing Dt:
|
11/28/1988
|
|
Title:
|
MULTIPLE PORT BUS INTERFACE CONTROLLER WITH SLAVE BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/1991
|
Application #:
|
07279606
|
Filing Dt:
|
12/02/1988
|
|
Title:
|
RANDOM ACCESS MEMORY DEVICE WITH INTEGRAL LOGIC CAPABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/1991
|
Application #:
|
07282547
|
Filing Dt:
|
12/12/1988
|
|
Title:
|
DIGITAL FREQUENCY DIVIDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/1989
|
Application #:
|
07288655
|
Filing Dt:
|
12/22/1988
|
|
Title:
|
MATCHED CURRENT SOURCE SERIAL BUS DRIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1993
|
Application #:
|
07289859
|
Filing Dt:
|
12/27/1988
|
|
Title:
|
CONTROL METHOD AND APPARATUS FOR CONTROLLING THE DATA FLOW RATE IN A FIFO MEMORY, FOR SYNCHRONOUS SCSI DATA TRANSFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/1989
|
Application #:
|
07294154
|
Filing Dt:
|
01/06/1989
|
|
Title:
|
HIGH FREQUENCY INTEGRATED CIRCUIT CHANNEL CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/1990
|
Application #:
|
07297355
|
Filing Dt:
|
01/17/1989
|
|
Title:
|
GATE ISOLATED BASE CELL STRUCTURE WITH OFF-GRID GATE POLYSILICON PATTERN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/1990
|
Application #:
|
07308917
|
Filing Dt:
|
02/10/1989
|
|
Title:
|
BUS EXECUTED SCAN TESTING METHOD AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/1991
|
Application #:
|
07322819
|
Filing Dt:
|
03/10/1989
|
|
Title:
|
ACTIVITY DISPLAY PANEL FOR A DATA PROCESSOR OR THE LIKE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/1989
|
Application #:
|
07345875
|
Filing Dt:
|
05/01/1989
|
|
Title:
|
METHOD OF MAKING ASYMMETRICALLY OPTIMIZED CMOS FIELD EFFECT TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/1990
|
Application #:
|
07356591
|
Filing Dt:
|
05/22/1989
|
|
Title:
|
SEMICONDUCTOR FIELD OXIDE FORMATION PROCESS USING A SEALING SIDEWALL OF CONSUMABLE NITRIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/1990
|
Application #:
|
07360691
|
Filing Dt:
|
06/02/1989
|
|
Title:
|
GATE ISOLATED I.O CELL ARCHITECTURE FOR DIVERSE PAD AND DRIVE CONFIGURATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1992
|
Application #:
|
07363352
|
Filing Dt:
|
06/06/1989
|
|
Title:
|
INTEGRATED CONTROLLER USING ALTERNATELY FILLED AND EMPTIED BUFFERS FOR CONTROLLING BI-DIRECTIONAL DATA TRANSFER BETWEEN A PROCESSOR AND A DATA STORAGE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/1994
|
Application #:
|
07410773
|
Filing Dt:
|
09/21/1989
|
|
Title:
|
MEMORY CONTROL SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/1990
|
Application #:
|
07412030
|
Filing Dt:
|
09/25/1989
|
|
Title:
|
CLOCK GENERATING CIRCUIT FOR ASYNCHRONOUS PULSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/1991
|
Application #:
|
07423914
|
Filing Dt:
|
10/19/1989
|
|
Title:
|
BASE FOR STACKABLE ASSEMBLIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/1992
|
Application #:
|
07423924
|
Filing Dt:
|
10/19/1989
|
|
Title:
|
METHOD AND APPARATUS FOR BUS EXECUTED BOUNDARY SCANNING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/1990
|
Application #:
|
07424049
|
Filing Dt:
|
10/19/1989
|
|
Title:
|
AC POWER INTERCONNECT FOR STACKED ELECTRONIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1992
|
Application #:
|
07424837
|
Filing Dt:
|
10/20/1989
|
|
Title:
|
ENCLOSURE FOR ELECTRONIC EQUIPMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/1990
|
Application #:
|
07432260
|
Filing Dt:
|
11/06/1989
|
|
Title:
|
CURRENT LIMITING OUTPUT DRIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/1992
|
Application #:
|
07432422
|
Filing Dt:
|
11/03/1989
|
|
Title:
|
ARBITRATION APPARATUS FOR A PARALLEL BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/1991
|
Application #:
|
07435308
|
Filing Dt:
|
11/13/1989
|
|
Title:
|
CIRCUIT AND METHOD FOR REGULATING THE CURRENT FLOW IN A DISTRIBUTORLESS IGNITION SYSTEM COIL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1992
|
Application #:
|
07442809
|
Filing Dt:
|
11/29/1989
|
|
Title:
|
NONVOLATILE DIFFERENTIAL MEMORY DEVICE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1991
|
Application #:
|
07456759
|
Filing Dt:
|
12/26/1989
|
|
Title:
|
SUPPLY CONNECTION INTEGRITY MONITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/1991
|
Application #:
|
07491795
|
Filing Dt:
|
03/12/1990
|
|
Title:
|
INTEGRATED CIRCUIT DRIVER FOR SERIAL BUS HAVING OUTPUT OVER VOLTAGE PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/1991
|
Application #:
|
07496567
|
Filing Dt:
|
03/19/1990
|
|
Title:
|
STRUCTURE AND PROCESS FOR FORMING SEMICONDUCTOR FIELD OXIDE USING A SEALING SIDEWALL OF CONSUMABLE NITRIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/1994
|
Application #:
|
07496720
|
Filing Dt:
|
03/21/1990
|
|
Title:
|
PROCESS FOR FORMING SELF-ALIGNED TITANIUM SILICIDE BY HEATING IN AN OXYGEN RICH ENVIRONMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/1991
|
Application #:
|
07500621
|
Filing Dt:
|
03/28/1990
|
|
Title:
|
LOW CURRENT DRIVER FOR GATE ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/1995
|
Application #:
|
07522775
|
Filing Dt:
|
05/14/1990
|
|
Title:
|
PROCESS FOR FORMING TITANIUM SILICIDE LOCAL INTERCONNECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/1991
|
Application #:
|
07532005
|
Filing Dt:
|
06/01/1990
|
|
Title:
|
HIGH FREQUENCY ASYNCHRONOUS DATA SYNCHRONIZER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/1991
|
Application #:
|
07538354
|
Filing Dt:
|
06/14/1990
|
|
Title:
|
HIGH ACCURACY ANALOG-TO-DIGITAL CONVERTER WITH RAIL-TO-RAIL REFERENCE AND INPUT VOLTAGE RANGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1992
|
Application #:
|
07566014
|
Filing Dt:
|
08/10/1990
|
|
Title:
|
BIT MAPPED COLOR CURSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1992
|
Application #:
|
07572596
|
Filing Dt:
|
08/24/1990
|
|
Title:
|
HIGH SPEED CMOS FLIP-FLOP EMPLOYING CLOCKED TRISTATE INVERTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1992
|
Application #:
|
07574176
|
Filing Dt:
|
08/29/1990
|
|
Title:
|
SAMPLE-AND-HOLD SWITCH WITH LOW ON RESISTANCE AND REDUCED CHARGE INJECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/1991
|
Application #:
|
07582461
|
Filing Dt:
|
09/14/1990
|
|
Title:
|
TRANSIENT IMMUNE INPUT BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/1994
|
Application #:
|
07582570
|
Filing Dt:
|
09/14/1990
|
|
Title:
|
COATING SOLUTION FOR FORMING GLASSY LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1993
|
Application #:
|
07582705
|
Filing Dt:
|
09/13/1990
|
|
Title:
|
SINGLE ELEMENT SECURITY FUSIBLE LINK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/1991
|
Application #:
|
07583754
|
Filing Dt:
|
09/17/1990
|
|
Title:
|
HIGH DENSITY INPUT/OUTPUT CELL ARRANGEMENT FOR INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/1995
|
Application #:
|
07602610
|
Filing Dt:
|
10/24/1990
|
|
Title:
|
APPARATUS FOR ARBITRATING FOR A HIGH SPEED DIRECT MEMORY ACCESS BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1992
|
Application #:
|
07608854
|
Filing Dt:
|
11/05/1990
|
|
Title:
|
HIGH SPEED DATA SYNCHRONIZER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/1997
|
Application #:
|
07610633
|
Filing Dt:
|
11/08/1990
|
|
Title:
|
METHOD FOR SCHEDULING THE EXECUTION OF DISK I/O OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/1991
|
Application #:
|
07617846
|
Filing Dt:
|
11/23/1990
|
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING NOISE ON POWER SUPPLY BUSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1993
|
Application #:
|
07622107
|
Filing Dt:
|
11/30/1990
|
|
Title:
|
STRUCTURE FOR IMPROVING GATE OXIDE INTEGRITY FOR A SEMICONDUCTOR FORMED BY A RECESSED SEALED SIDEWALL FIELD OXIDATION PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1993
|
Application #:
|
07623310
|
Filing Dt:
|
12/05/1990
|
|
Title:
|
METHOD OF ESTIMATING LOGIC CELL DELAY TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1993
|
Application #:
|
07633733
|
Filing Dt:
|
12/24/1990
|
|
Title:
|
LOW POWER PSEUDO-STATIC ROM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1993
|
Application #:
|
07635147
|
Filing Dt:
|
12/21/1990
|
|
Title:
|
THERMOGRAPHIC IMAGING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/1992
|
Application #:
|
07637903
|
Filing Dt:
|
01/07/1991
|
|
Title:
|
SILICA-BASED ANTI-REFLECTIVE PLANARIZING LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/1992
|
Application #:
|
07659771
|
Filing Dt:
|
02/25/1991
|
|
Title:
|
DRIVE CANISTER MOUNTING MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1993
|
Application #:
|
07668641
|
Filing Dt:
|
03/13/1991
|
|
Title:
|
METHOD AND APPARATUS FOR GENERATING DISK ARRAY INTERRUPT SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/1994
|
Application #:
|
07668660
|
Filing Dt:
|
03/13/1991
|
|
Title:
|
MULTIPLE CONFIGURATION DATA PATH ARCHITECTURE FOR A DISK ARRAY CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/1995
|
Application #:
|
07669554
|
Filing Dt:
|
03/14/1991
|
|
Title:
|
BUS CONFIGURATION VALIDATION FOR A MULTIPLE SOURCE DISK ARRAY BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1991
|
Application #:
|
07683581
|
Filing Dt:
|
04/10/1991
|
|
Title:
|
TRINARY TO BINARY LEVEL CONVERSION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1993
|
Application #:
|
07706428
|
Filing Dt:
|
05/28/1991
|
|
Title:
|
ELECTRICAL CONNECTION BETWEEN BUSES ON A SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/1994
|
Application #:
|
07729282
|
Filing Dt:
|
07/12/1991
|
|
Title:
|
METHOD FOR DESIGNING A SCAN PATH FOR A LOGIC CIRCUIT AND TESTING OF THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1992
|
Application #:
|
07732009
|
Filing Dt:
|
07/18/1991
|
|
Title:
|
SPIN-ON GLASS COMPOSITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1993
|
Application #:
|
07746399
|
Filing Dt:
|
08/16/1991
|
|
Title:
|
DISK CONTROLLER HAVING HOST INTERFACE AND BUS SWITCHES FOR SELECTING BUFFER AND DRIVE BUSSES RESPECTIVELY BASED ON CONFIGURATION CONTROL SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1993
|
Application #:
|
07749006
|
Filing Dt:
|
08/22/1991
|
|
Title:
|
VOLTAGE VARIABLE DELAY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/1997
|
Application #:
|
07796992
|
Filing Dt:
|
11/25/1991
|
|
Title:
|
BATTERY BACK-UP FOR ELECTRONIC CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/1994
|
Application #:
|
07796993
|
Filing Dt:
|
11/25/1991
|
|
Title:
|
TTL COMPATIBLE INPUT BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/1995
|
Application #:
|
07796995
|
Filing Dt:
|
11/25/1991
|
|
Title:
|
DETECTION OF TRI-STATE LOGIC SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/1994
|
Application #:
|
07811481
|
Filing Dt:
|
12/20/1991
|
|
Title:
|
BUFFERLESS SCSI TO SCSI DATA TRANSFER SCHEME FOR DISK ARRAY APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1993
|
Application #:
|
07818302
|
Filing Dt:
|
01/08/1992
|
|
Title:
|
DEVICE AND METHOD FOR APPROXIMATING THE SQUARE ROOT OF A NUMBER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/1993
|
Application #:
|
07820170
|
Filing Dt:
|
01/13/1992
|
|
Title:
|
MEMORY SECURITY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/1994
|
Application #:
|
07829838
|
Filing Dt:
|
02/03/1992
|
|
Title:
|
CONNECTION SYSTEM FOR INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/1994
|
Application #:
|
07832177
|
Filing Dt:
|
02/05/1992
|
|
Title:
|
SEMICONDUCTOR FUSE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/1994
|
Application #:
|
07856613
|
Filing Dt:
|
03/25/1992
|
|
Title:
|
METHOD AND APPARATUS FOR GENERATING REED-SOLOMON ERROR CORRECTING CODE ACROSS MULTIPLE WORD BOUNDARIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/1994
|
Application #:
|
07857539
|
Filing Dt:
|
03/25/1992
|
|
Title:
|
METHOD AND APPARATUS FOR SYNCHRONIZING DISK DRIVE REQUESTS WITHIN A DISK ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1998
|
Application #:
|
07867951
|
Filing Dt:
|
04/13/1992
|
|
Title:
|
INTELLIGENT SCSI-2/DMA PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/1995
|
Application #:
|
07885711
|
Filing Dt:
|
05/18/1992
|
|
Title:
|
MOS AMPLIFIER WITH GAIN CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/1994
|
Application #:
|
07912215
|
Filing Dt:
|
07/10/1992
|
|
Title:
|
SYSTEM FOR CONVERTING JOB/PROCESS IDENTIFIERS INTO PROCESSOR/PROCESS IDENTIFIERS IN TRANSFERRING DATA BETWEEN PROCESSES IN A MULTIPROCESSOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/1994
|
Application #:
|
07913100
|
Filing Dt:
|
07/14/1992
|
|
Title:
|
MULTI-CHIP MODULE WITH MULTIPLE COMPARTMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/1994
|
Application #:
|
07921157
|
Filing Dt:
|
07/29/1992
|
|
Title:
|
HIGH SPEED CURRENT/VOLTAGE CONTROLLED RING OSCILLATOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
07935301
|
Filing Dt:
|
08/26/1992
|
|
Title:
|
METHOD OF FABRICATION OF SEMICONDUCTOR FUSE WITH POLYSILICON PLATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/1997
|
Application #:
|
07935306
|
Filing Dt:
|
08/26/1992
|
|
Title:
|
SEMICONDUCTOR FUSE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/1995
|
Application #:
|
07935945
|
Filing Dt:
|
08/27/1992
|
|
Title:
|
REPEATEDLY PROGRAMMABLE LOGIC ARRAY USING DYNAMIC ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/1994
|
Application #:
|
07939225
|
Filing Dt:
|
09/02/1992
|
|
Title:
|
BALANCED VOLTAGE COMPARATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/1996
|
Application #:
|
07952674
|
Filing Dt:
|
09/25/1992
|
|
Title:
|
CMOS DRIVER FOR FAST SINGLE-ENDED BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/1994
|
Application #:
|
07959868
|
Filing Dt:
|
10/13/1992
|
|
Title:
|
CONTROLLABLE MULTI-PHASE RING OSCILLATORS WITH VARIABLE CURRENT SOURCES AND CAPACITANCES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/1994
|
Application #:
|
07961967
|
Filing Dt:
|
10/16/1992
|
|
Title:
|
SELECTIVE SIDEWALL DIFFUSION PROCESS USING DOPED SOG
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/1994
|
Application #:
|
07961973
|
Filing Dt:
|
10/16/1992
|
|
Title:
|
METHOD FOR FORMING A BIPOLAR EMITTER USING DOPED SOG
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/1995
|
Application #:
|
07961974
|
Filing Dt:
|
10/16/1992
|
|
Title:
|
RELUCTANCE SENSOR HAVING VARIABLE THRESHOLDE DETECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/1994
|
Application #:
|
07961975
|
Filing Dt:
|
10/16/1992
|
|
Title:
|
PHASE-AND-FREQUENCY MODE/PHASE MODE DETECTOR WITH THE SAME GAIN IN BOTH MODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
07962544
|
Filing Dt:
|
10/19/1992
|
|
Title:
|
PILLAR EMITTER FOR BICMOS DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/1994
|
Application #:
|
07965309
|
Filing Dt:
|
10/23/1992
|
|
Title:
|
GLOBAL PLANARIZATION USING SOG AND CMP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/1994
|
Application #:
|
07965822
|
Filing Dt:
|
10/23/1992
|
|
Title:
|
METHOD OF MAKING A SHALLOW JUNCTION BY USING FIRST AND SECOND SOG LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/1994
|
Application #:
|
07965823
|
Filing Dt:
|
10/23/1992
|
|
Title:
|
METHOD FOR FORMING A BIPOLAR TRANSISTOR USING DOPED SOG
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/1995
|
Application #:
|
07966106
|
Filing Dt:
|
10/23/1992
|
|
Title:
|
DELAYED INITIATION OF READ-MODIFY-WRITE PARITY OPERATIONS IN A RAID LEVEL 5 DISK ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/1995
|
Application #:
|
07966107
|
Filing Dt:
|
10/23/1992
|
|
Title:
|
FAST WRITE I/O HANDLING IN A DISK ARRAY USING SPARE DRIVE FOR BUFFERING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/1996
|
Application #:
|
07966620
|
Filing Dt:
|
10/26/1992
|
|
Title:
|
METHOD AND DEVICE FOR PROCESSING MULTIPLE, ASYNCHRONOUS INTERRUPT SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/1997
|
Application #:
|
07984645
|
Filing Dt:
|
12/02/1992
|
|
Title:
|
AUTOMATED TEST EQUIPMENT DIGITAL TESTER EXPANSION APPARATUS
|
|
