Total properties:
315
Page
3
of
4
Pages:
1 2 3 4
|
|
Patent #:
|
|
Issue Dt:
|
01/23/1996
|
Application #:
|
07985710
|
Filing Dt:
|
12/04/1992
|
Title:
|
CONCURRENT IMAGE BACKUP FOR DISK STORAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/1994
|
Application #:
|
07986184
|
Filing Dt:
|
12/07/1992
|
Title:
|
THRESHOLD CONTROLLED INPUT CIRCUIT FOR AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/1996
|
Application #:
|
07996992
|
Filing Dt:
|
12/28/1992
|
Title:
|
TERMINATING ACCESS OF AN AGENT TO A SHARED RESOURCE WHEN A TIMER, STARTED AFTER A LOW LATENCY AGENT REQUESTS ACCESS, REACHES A PREDETERMINED VALUE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/1994
|
Application #:
|
07996993
|
Filing Dt:
|
12/28/1992
|
Title:
|
MULTI-CHIP MODULE BOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/1997
|
Application #:
|
07997426
|
Filing Dt:
|
12/28/1992
|
Title:
|
APPARATUS AND METHOD FOR MATCHING DATA RATES TO TRANSFER DATA BETWEEN TWO ASYNCHRONOUS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/1995
|
Application #:
|
08011592
|
Filing Dt:
|
02/01/1993
|
Title:
|
SOLID-STATE INK-JET PRINT HEAD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2000
|
Application #:
|
08026669
|
Filing Dt:
|
03/05/1993
|
Title:
|
AUTOMATED WASHING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2000
|
Application #:
|
08065387
|
Filing Dt:
|
05/20/1993
|
Title:
|
STEP ADDRESSING IN VIDEO RAM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/1995
|
Application #:
|
08068582
|
Filing Dt:
|
05/26/1993
|
Title:
|
SYSTEM AND METHOD FOR TRANSFERRING DATA BETWEEN INDEPENDENT BUSSES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1997
|
Application #:
|
08076652
|
Filing Dt:
|
06/11/1993
|
Title:
|
ARRAY STORAGE SYSTEM FOR RETURNING AN I/O COMPLETE SIGNAL TO A VIRTUAL I/O DAEMON THAT IS SEPARATED FROM SOFTWARE ARRAY DRIVER AND PHYSICAL DEVICE DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/1994
|
Application #:
|
08078880
|
Filing Dt:
|
06/16/1993
|
Title:
|
FAST CMOS CHARGE PUMP CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/1997
|
Application #:
|
08082862
|
Filing Dt:
|
06/25/1993
|
Title:
|
METHOD AND APPARATUS FOR PSEUDO-ALIGNED TRANSFERS OF DATA TO MEMORY WHEREIN A RE-ALIGNMENT IS PERFORMED BASED ON THE DATA BYTE CONTROL HEADER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
08097183
|
Filing Dt:
|
07/27/1993
|
Title:
|
BONDING OF SILICON WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/1996
|
Application #:
|
08105990
|
Filing Dt:
|
08/12/1993
|
Title:
|
MULTICLOCK CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/1994
|
Application #:
|
08118161
|
Filing Dt:
|
09/08/1993
|
Title:
|
SINGLE ELEMENT SECURITY FUSIBLE LINK
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08119295
|
Filing Dt:
|
09/10/1993
|
Title:
|
DUAL-MODE GRAPHICS CONTROLLER WITH PREEMPTIVE VIDEO ACCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/1995
|
Application #:
|
08123664
|
Filing Dt:
|
09/20/1993
|
Title:
|
STRUCTURE AND METHOD FOR REMOTELY MEASURING PROCESS DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/1996
|
Application #:
|
08125267
|
Filing Dt:
|
09/23/1993
|
Title:
|
VOLTAGE-TO-CURRENT CONVERTER WITHOUT SERIES SENSING RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/1995
|
Application #:
|
08128428
|
Filing Dt:
|
09/30/1993
|
Title:
|
CMOS POWER FET DRIVER INCLUDING MULTIPLE POWER MOSFET TRANSISTORS CONNECTED IN PARALLEL, EACH CARRYING AN EQUIVALENT PORTION OF THE TOTAL DRIVER CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/1996
|
Application #:
|
08129231
|
Filing Dt:
|
09/29/1993
|
Title:
|
LIGHTLY DOPED DRAIN BALLAST RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/1996
|
Application #:
|
08148031
|
Filing Dt:
|
11/04/1993
|
Title:
|
METHOD FOR PARTITIONING DISK DRIVES WITHIN A PHYSICAL DISK ARRAY AND SELECTIVELY ASSIGNING DISK DRIVE PARTITIONS INTO A LOGICAL DISK ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/1996
|
Application #:
|
08159898
|
Filing Dt:
|
11/30/1993
|
Title:
|
MULTI-CHIP MODULE PACKAGING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/1996
|
Application #:
|
08159976
|
Filing Dt:
|
11/30/1993
|
Title:
|
METHOD AND APPARATUS FOR CALCULATING DYNAMIC POWER DISSIPATION IN CMOS INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/1995
|
Application #:
|
08165872
|
Filing Dt:
|
12/14/1993
|
Title:
|
METHOD FOR USING LOW DIELECTRIC CONSTANT MATERIAL IN INTEGRATED CIRCUIT FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08191908
|
Filing Dt:
|
02/04/1994
|
Title:
|
HIGH VOLTAGE STYLUS FOR PORTABLE COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08192078
|
Filing Dt:
|
02/04/1994
|
Title:
|
CANCELLATION OF COMMON-MODE SIGNALS IN DIGITIZING TABLET
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/1995
|
Application #:
|
08198656
|
Filing Dt:
|
02/17/1994
|
Title:
|
CURRENT LIMITED OUTPUT DRIVER FOR A GATE ARRAY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/1996
|
Application #:
|
08200612
|
Filing Dt:
|
02/23/1994
|
Title:
|
MULTI-PHASE CHARGE SHARING METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/1997
|
Application #:
|
08200721
|
Filing Dt:
|
02/23/1994
|
Title:
|
SYNCHRONOUS TELEMETRY CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/1995
|
Application #:
|
08210386
|
Filing Dt:
|
03/18/1994
|
Title:
|
COATING SOLUTION FOR FORMING GLASSY LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/1996
|
Application #:
|
08214477
|
Filing Dt:
|
03/17/1994
|
Title:
|
ELECTRONIC DEVICE WITH A SPIN-ON GLASS DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/1995
|
Application #:
|
08221346
|
Filing Dt:
|
03/31/1994
|
Title:
|
INTEGRATED CIRCUIT OSCILLATOR WITH HIGH VOLTAGE FEEDBACK NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/1995
|
Application #:
|
08224609
|
Filing Dt:
|
04/05/1994
|
Title:
|
METHOD FOR FORMING AN AMORPHOUS SILICON PROGRAMMABLE ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/1996
|
Application #:
|
08239166
|
Filing Dt:
|
05/06/1994
|
Title:
|
DIFFERENTIAL ANALOG TRANSISTORS CONSTRUCTED FROM DIGITAL TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/1998
|
Application #:
|
08243679
|
Filing Dt:
|
05/16/1994
|
Title:
|
METHOD AND APPARATUS FOR REGULATION OF POWER DISSIPATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1997
|
Application #:
|
08247386
|
Filing Dt:
|
05/23/1994
|
Title:
|
METHOD AND APPARATUS FOR SEPARATING DATA AND CLOCK FROM A DIGITAL DATA STREAM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/1996
|
Application #:
|
08253530
|
Filing Dt:
|
06/03/1994
|
Title:
|
MULTI-DEVICE ADAPTER CARD FOR COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2000
|
Application #:
|
08258357
|
Filing Dt:
|
06/09/1994
|
Title:
|
MULTIPLE CHANNEL DATA BUS ROUTING SWITCHING INCLUDING PARITY GENERATION CAPABILITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/1997
|
Application #:
|
08259240
|
Filing Dt:
|
06/13/1994
|
Title:
|
ELECTROSTATIC DISCHARGE PROTECTION SYSTEM FOR MIXED VOLTAGE APPLICATION SPECIFIC INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/1996
|
Application #:
|
08264815
|
Filing Dt:
|
06/23/1994
|
Title:
|
MULTI-RANGE VOLTAGE CONTROLLED OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/1995
|
Application #:
|
08264863
|
Filing Dt:
|
06/23/1994
|
Title:
|
EXTENDIBLE-RANGE VOLTAGE CONTROLLED OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/1996
|
Application #:
|
08275094
|
Filing Dt:
|
07/14/1994
|
Title:
|
ELEVATED EMITTER FOR DOUBLE POLY BICMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
08286720
|
Filing Dt:
|
08/05/1994
|
Title:
|
COMPENSATION OF STYLUS SIGNALS IN DIGITIZING TABLET
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/1996
|
Application #:
|
08291326
|
Filing Dt:
|
08/16/1994
|
Title:
|
POLYSILICON FUSE ARRAY STRUCTURE FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/1996
|
Application #:
|
08292448
|
Filing Dt:
|
08/18/1994
|
Title:
|
MULTI-CHIP MODULE WITH MULTIPLE COMPARTMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
08299395
|
Filing Dt:
|
09/01/1994
|
Title:
|
INTEGRATED CIRCUIT I/O PAD CELL MODELING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/1996
|
Application #:
|
08307111
|
Filing Dt:
|
09/16/1994
|
Title:
|
A METHOD AND APPARATUS FOR REDUCING CURRENT CONSUMPTION IN A CMOS INVERTER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/1995
|
Application #:
|
08311469
|
Filing Dt:
|
09/23/1994
|
Title:
|
SUPPLY VOLTAGE TOLERANT PHASE-LOCKED LOOP CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/1996
|
Application #:
|
08315799
|
Filing Dt:
|
09/30/1994
|
Title:
|
5-VOLT TOLERANT BI-DIRECTIONAL I/O PAD FOR 3-VOLT-OPTIMIZED INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/1996
|
Application #:
|
08317952
|
Filing Dt:
|
10/04/1994
|
Title:
|
NOISE CANCELLATION FOR NON-IDEAL ELECTROSTATIC SHIELDING `
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/1995
|
Application #:
|
08320361
|
Filing Dt:
|
10/11/1994
|
Title:
|
CIRCUIT AND METHOD FOR GENERATING A CLOCK SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08323420
|
Filing Dt:
|
10/14/1994
|
Title:
|
METHOD AND APPARATUS FOR MANAGING VIDEO DATA FOR FASTER ACCESS BY SELECTIVELY CACHING VIDEO DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/1997
|
Application #:
|
08329367
|
Filing Dt:
|
10/26/1994
|
Title:
|
HIGH-FREQUENCY PHASE LOCKED LOOP CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/1996
|
Application #:
|
08331235
|
Filing Dt:
|
10/25/1994
|
Title:
|
METHOD OF MAKING BI-CMOS INTEGRATED CIRCUIT HAVING A POLYSILICON EMITTER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/1996
|
Application #:
|
08332272
|
Filing Dt:
|
10/31/1994
|
Title:
|
COLOR IMAGE ARRAY SCANNER WITH HIGH RESOLUTION MONOCHROME MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/1997
|
Application #:
|
08333014
|
Filing Dt:
|
11/01/1994
|
Title:
|
SIGNAL GENERATOR WITH SUPPLY VOLTAGE TOLERANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/1996
|
Application #:
|
08337591
|
Filing Dt:
|
11/10/1994
|
Title:
|
WALL OUTLET WITH DIRECT CURRENT OUTPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/1997
|
Application #:
|
08342328
|
Filing Dt:
|
11/18/1994
|
Title:
|
COMMUNICATIONS TRANSCEIVER USING AN ADAPTIVE DIRECTIONAL ANTENNA
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/1997
|
Application #:
|
08343275
|
Filing Dt:
|
11/22/1994
|
Title:
|
CMOS DISK DRIVE MOTOR CONTROL CIRCUIT HAVING BACK-EMF REGULATOR CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/1996
|
Application #:
|
08349640
|
Filing Dt:
|
12/05/1994
|
Title:
|
METHOD AND APPARATUS FOR POLYMER COATING OF SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/1996
|
Application #:
|
08351843
|
Filing Dt:
|
12/08/1994
|
Title:
|
PROCESS FOR FORMING TITANIUM SILICIDE LOCAL INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/1995
|
Application #:
|
08352331
|
Filing Dt:
|
12/08/1994
|
Title:
|
PERIPHERAL COMPONENT INTERFACING SYSTEM WITH BUS VOLTAGE/LOGIC SUPPLY COMPARISON MEANS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2000
|
Application #:
|
08352401
|
Filing Dt:
|
12/08/1994
|
Title:
|
IMAGE PROCESSING APPARATUS INCLUDING HORIZONTAL AND VERTICAL SCALING FOR A COMPUTER DISPLAY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
08354574
|
Filing Dt:
|
12/12/1994
|
Title:
|
BIPOLAR SILICON-ON-INSULATOR STRUCTURE AND PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/1997
|
Application #:
|
08355413
|
Filing Dt:
|
12/12/1994
|
Title:
|
MIXED FORMAT VIDEO RAM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/1997
|
Application #:
|
08357847
|
Filing Dt:
|
12/16/1994
|
Title:
|
DISK ARRAY STORAGE SYSTEM ARCHITECTURE FOR PARITY OPERATIONS SIMULTANEOUS WITH OTHER DATA OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
08357944
|
Filing Dt:
|
12/16/1994
|
Title:
|
PROGRAMMABLY ADDRESSABLE IMAGE SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/1996
|
Application #:
|
08360198
|
Filing Dt:
|
12/21/1994
|
Title:
|
METHOD FOR MAINTAINING PARITY-DATA CONSISTENCY IN A DISK ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/1997
|
Application #:
|
08360527
|
Filing Dt:
|
12/21/1994
|
Title:
|
DATA COMPRESSION IN DIGITIZING TABLET
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/1997
|
Application #:
|
08385387
|
Filing Dt:
|
02/07/1995
|
Title:
|
METHOD AND APPARATUS FOR DETERMINING AND MAINTAINING DRIVE STATUS FROM CODES WRITTEN TO DISK DRIVES OF AN ARRAYED STORAGE SUBSYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/1996
|
Application #:
|
08389427
|
Filing Dt:
|
02/14/1995
|
Title:
|
HIGH SPEED BOUNDARY SCAN MULTIPLEXER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/1996
|
Application #:
|
08389429
|
Filing Dt:
|
02/14/1995
|
Title:
|
MEMORY WITH LATCHED OUTPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/1996
|
Application #:
|
08427916
|
Filing Dt:
|
04/19/1995
|
Title:
|
HIGH SPEED, LOW POWER INPUT/OUTPUT CIRCUIT FOR A MULTI-CHIP MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08445970
|
Filing Dt:
|
05/22/1995
|
Title:
|
APPARATUS AND METHOD FOR TESTING OF INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/1997
|
Application #:
|
08455503
|
Filing Dt:
|
05/31/1995
|
Title:
|
SEA-OF-CELLS ARRAY OF TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/1996
|
Application #:
|
08460287
|
Filing Dt:
|
06/02/1995
|
Title:
|
METHOD FOR MANUFACTURING A MONITOR ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/1996
|
Application #:
|
08460485
|
Filing Dt:
|
06/02/1995
|
Title:
|
A METHOD FOR MAKING A SOLID-STATE INK JET PRINT HEAD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/1996
|
Application #:
|
08482425
|
Filing Dt:
|
06/07/1995
|
Title:
|
METHOD FOR PERFORMING ON-LINE RECONFIGURATION OF A DISK ARRAY CONCURRENT WITH EXECUTION OF DISK I/O OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/1996
|
Application #:
|
08484197
|
Filing Dt:
|
06/07/1995
|
Title:
|
ANALOG OUTPUT DRIVER FOR GATE ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
08497003
|
Filing Dt:
|
06/30/1995
|
Title:
|
Tunable architecture for device adapter
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/1997
|
Application #:
|
08517641
|
Filing Dt:
|
08/22/1995
|
Title:
|
DIFFERENTIAL ANALOG TRANSISTORS CONSTRUCTED FROM DIGITAL TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/1996
|
Application #:
|
08521374
|
Filing Dt:
|
08/24/1995
|
Title:
|
CMOS DISK DRIVE MOTOR CONTROL CIRCUIT HAVING BACK-EMF BLOCKING CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08535364
|
Filing Dt:
|
09/28/1995
|
Title:
|
SYSTEM FOR TESTING THE FUNCTIONALITY OF VIDEO CARD AND MONITOR BY USING PROGRAM TO ENABLE USER TO VIEW LIST OF MODES AND SELECT COMPATIBLE MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/1996
|
Application #:
|
08539663
|
Filing Dt:
|
10/05/1995
|
Title:
|
DATA STORAGE DEVICE MATRIX ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1999
|
Application #:
|
08543335
|
Filing Dt:
|
10/16/1995
|
Title:
|
SEA-OF- CELLS ARRAY OF TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08545915
|
Filing Dt:
|
10/20/1995
|
Title:
|
INTEGRAL BIT ERROR RATE TEST SYSTEM FOR SERIAL DATA COMMUNICATION LINKS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1998
|
Application #:
|
08553788
|
Filing Dt:
|
10/23/1995
|
Title:
|
SPIN-ON CONDUCTOR PROCESS FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
08567504
|
Filing Dt:
|
12/05/1995
|
Title:
|
GLOBAL PLANARIZATION USING SOG AND CMP
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
08570256
|
Filing Dt:
|
12/11/1995
|
Title:
|
ARCHITECTURE AND CONFIGURING METHOD FOR A COMPUTER EXPANSION BOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
08586365
|
Filing Dt:
|
01/16/1996
|
Title:
|
BI-CMOS INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/1997
|
Application #:
|
08591366
|
Filing Dt:
|
01/25/1996
|
Title:
|
METHOD AND APPARATUS FOR THE PROTECTION OF WRITE DATA IN A DISK ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/1997
|
Application #:
|
08603694
|
Filing Dt:
|
02/20/1996
|
Title:
|
ARCHITECTURAL ARRANGEMENT FOR A VIDEO SERVER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/1997
|
Application #:
|
08609589
|
Filing Dt:
|
03/01/1996
|
Title:
|
ELECTRONIC DEVICE WITH A SPIN-ON GLASS DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/1997
|
Application #:
|
08614925
|
Filing Dt:
|
03/11/1996
|
Title:
|
UNIVERSAL POWER INTERFACE ADAPTER FOR BURN-IN BOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/1999
|
Application #:
|
08625986
|
Filing Dt:
|
04/01/1996
|
Title:
|
FIELD IMPLANT FOR SILICON CONTROLLED RECTIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
08712826
|
Filing Dt:
|
09/12/1996
|
Title:
|
WALL OUTLET WITH DIRECT CURRENT OUTPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
08725913
|
Filing Dt:
|
10/04/1996
|
Title:
|
SUPPLY VOLTAGE TOLERANT PHASE-LOCKED LOOP CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
08729193
|
Filing Dt:
|
10/15/1996
|
Title:
|
CENTRALIZED MANAGEMENT OF RESOURCES SHARED BY MULTIPLE PROCESSING UNITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/1997
|
Application #:
|
08736651
|
Filing Dt:
|
08/21/1996
|
Title:
|
SHALLOW TRENCH ISOLATION IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
08738916
|
Filing Dt:
|
10/28/1996
|
Title:
|
NEGATIVE VOLTAGE GENERATOR FOR USE WITH N-WELL CMOS PROCESSES
|
|