Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 013966/0543 | |
| Pages: | 3 |
| | Recorded: | 04/11/2003 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10411892
|
Filing Dt:
|
04/11/2003
|
|
Publication #:
|
|
Pub Dt:
|
11/27/2003
| | | | |
|
Title:
|
Planarized semiconductor interconnect topography and method for polishing a metal layer to form wide interconnect structures
|
|
|
Assignee
|
|
|
|
|
| 3901 N. FIRST STREET |
| SAN JOSE, CALIFORNIA 95134 |
|
|
Correspondence name and address
|
| |
CONLEY ROSE, P.C.
|
| |
KEVIN L. JAFFER
|
| |
P.O. BOX 684908
|
| |
AUSTIN, TX 78768-4908
|
Search Results as of:
05/27/2024 09:42 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
