Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 007179/0557 | |
| Pages: | 5 |
| | Recorded: | 10/21/1994 | | |
Conveyance: | CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
4
|
|
Patent #:
|
|
Issue Dt:
|
12/19/1995
|
Application #:
|
08179904
|
Filing Dt:
|
01/11/1994
|
Title:
|
BI-PLANAR MULTI-CHIP MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08179926
|
Filing Dt:
|
01/11/1994
|
Title:
|
DUAL-INSTRUCTION-SET ARCHITECTURE CPU WITH HIDDEN SOFTWARE EMULATION MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/1995
|
Application #:
|
08207751
|
Filing Dt:
|
03/08/1994
|
Title:
|
SIGN-EXTENSION OF IMMEDIATE CONSTANTS IN AN ALU
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/1995
|
Application #:
|
08207857
|
Filing Dt:
|
03/08/1994
|
Title:
|
EMULATION OF SEGMENT BOUNDS CHECKING USING PAGING WITH SUB-PAGE VALIDITY
|
|
Assignee
|
|
|
2001 GATEWAY PLACE, SUITE 601 W |
SAN JOSE, CALIFORNIA 95110 |
|
Correspondence name and address
|
|
STUART T. AUVINEN
|
|
429 26TH AVE.
|
|
SANTA CRUZ, CA 95062
|
Search Results as of:
05/26/2024 06:29 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|