Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 020785/0557 | |
| Pages: | 5 |
| | Recorded: | 04/10/2008 | | |
Attorney Dkt #: | L05-027C1 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
12100859
|
Filing Dt:
|
04/10/2008
|
Title:
|
PROGRAMMABLE LOGIC DEVICE WITH POWER-SAVING ARCHITECTURE
|
|
Assignee
|
|
|
5555 NE MOORE COURT |
HILLSBORO, OREGON 97124-6421 |
|
Correspondence name and address
|
|
LATTICE SEMICONDUCTOR CORPORATION
|
|
5555 NE MOORE COURT
|
|
HILLSBORO, OR 97124-6421
|
Search Results as of:
05/27/2024 11:50 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|