Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 041387/0560 | |
| Pages: | 8 |
| | Recorded: | 02/27/2017 | | |
| Attorney Dkt #: | X-5000 US |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2019
|
Application #:
|
15443990
|
Filing Dt:
|
02/27/2017
|
|
Title:
|
CLOCK GENERATION FOR INTEGRATED CIRCUIT TESTING
|
|
|
Assignee
|
|
|
|
|
| 2100 LOGIC DRIVE |
| SAN JOSE, CALIFORNIA 95124 |
|
|
Correspondence name and address
|
| |
XILINX, INC.
|
| |
2100 LOGIC DR
|
| |
ATTN: LEGAL DEPT
|
| |
SAN JOSE, CA 95124
|
Search Results as of:
05/27/2024 12:07 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
