skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:024864/0562   Pages: 14
Recorded: 08/23/2010
Attorney Dkt #:TRANSPACIFIC/RAMA
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
Total properties: 38
1
Patent #:
Issue Dt:
12/05/1995
Application #:
08239608
Filing Dt:
05/09/1994
Title:
SINGLE CHIP CONTROLLER-MEMORY DEVICE AND A MEMORY ARCHITECTURE AND METHODS SUITABLE FOR IMPLEMENTING THE SAME
2
Patent #:
Issue Dt:
09/19/1995
Application #:
08288580
Filing Dt:
08/10/1994
Title:
ELECTRONIC MEMORY AND METHODS FOR MAKING AND USING THE SAME
3
Patent #:
Issue Dt:
04/09/1996
Application #:
08291093
Filing Dt:
08/16/1994
Title:
DUAL BANK MEMORY AND SYSTEMS USING THE SAME
4
Patent #:
Issue Dt:
08/15/1995
Application #:
08291155
Filing Dt:
08/16/1994
Title:
CIRCUITS AND METHODS FOR REFRESHING A DUAL BANK MEMORY
5
Patent #:
Issue Dt:
12/05/1995
Application #:
08304508
Filing Dt:
09/12/1994
Title:
MEMORY ARCHITECTURE AND DEVICES, SYSTEMS AND METHODS UTILIZING THE SAME
6
Patent #:
Issue Dt:
03/19/1996
Application #:
08315934
Filing Dt:
09/30/1994
Title:
CIRCUITS, SYSTEMS AND METHODS FOR IMPROVING PAGE ACCESSES AND BLOCK TRANSFERS IN A MEMORY SYSTEM
7
Patent #:
Issue Dt:
12/23/1997
Application #:
08381189
Filing Dt:
01/31/1995
Title:
CIRCUITS, SYSTEMS AND METHODS FOR IMPROVING ROW SELECT SPEED IN A ROW SELECT MEMORY DEVICE
8
Patent #:
Issue Dt:
01/07/1997
Application #:
08387218
Filing Dt:
02/13/1995
Title:
CIRCUITS, SYSTEMS AND METHODS FOR TESTING ASIC AND RAM MEMORY DEVICES
9
Patent #:
Issue Dt:
10/22/1996
Application #:
08410868
Filing Dt:
03/27/1995
Title:
A MULTI-BIT DATA STORAGE LOCATION
10
Patent #:
Issue Dt:
06/25/1996
Application #:
08410869
Filing Dt:
03/27/1995
Title:
FABRICATING A MULTI-BIT STORAGE CELL
11
Patent #:
Issue Dt:
06/25/1996
Application #:
08420138
Filing Dt:
04/11/1995
Title:
BUS DRIVER/RECEIVER CIRCUITRY AND SYSTEMS AND METHODS USING THE SAME
12
Patent #:
Issue Dt:
12/03/1996
Application #:
08423825
Filing Dt:
04/19/1995
Title:
CONTINUOUS PAGE RANDOM ACCESS MEMORY AND SYSTEMS AND METHODS USING THE SAME
13
Patent #:
Issue Dt:
03/24/1998
Application #:
08424653
Filing Dt:
04/19/1995
Title:
CIRCUITS, SYSTEMS AND METHODS FOR MODIFYING DATA STORED IN A MEMORY USING LOGIC OPERATIONS
14
Patent #:
Issue Dt:
09/02/1997
Application #:
08434656
Filing Dt:
05/04/1995
Title:
HIGH PERFORMANCE BUS DRIVING/RECEIVING CIRCUITS, SYSTEMS AND METHODS
15
Patent #:
Issue Dt:
07/09/1996
Application #:
08497267
Filing Dt:
06/30/1995
Title:
CIRCUITS, SYSTEMS AND METHODS FOR TESTING INTEGRATED CIRCUIT DEVICES INCLUDING LOGIC AND MEMORY CIRCUITRY
16
Patent #:
Issue Dt:
01/28/1997
Application #:
08502479
Filing Dt:
07/14/1995
Title:
PIPELAND ADDRESS MEMORIES, AND SYSTEMS AND METHODS USING THE SAME
17
Patent #:
Issue Dt:
07/16/1996
Application #:
08521867
Filing Dt:
08/31/1995
Title:
LOW PIN COUNT-WIDE MEMORY DEVICES AND SYSTEMS AND METHODS USING THE SAME
18
Patent #:
Issue Dt:
03/18/1997
Application #:
08521891
Filing Dt:
08/31/1995
Title:
CIRCUITS, SYSTEMS AND METHODS FOR CONTROLLING SUBSTRATE BIAS IN INTEGRATED CIRCUITS
19
Patent #:
Issue Dt:
10/22/1996
Application #:
08531755
Filing Dt:
09/21/1995
Title:
MEMORY ARCHITECTURE AND DEVICES, SYSTEMS AND METHODS UTILIZING THE SAME
20
Patent #:
Issue Dt:
02/15/2000
Application #:
08534279
Filing Dt:
09/27/1995
Title:
CIRCUITS, SYSTEMS AND METHODS FOR MEMORY MAPPING AND DISPLAY CONTROL SYSTEMS USING THE SAME
21
Patent #:
Issue Dt:
08/05/1997
Application #:
08538903
Filing Dt:
10/04/1995
Title:
MEMORY DEVICES WITH SELECTABLE ACCESS TYPE AND METHODS USING THE SAME
22
Patent #:
Issue Dt:
12/17/1996
Application #:
08543210
Filing Dt:
10/13/1995
Title:
CIRCUITS SYSTEMS AND METHODS FOR REDUCING POWER LOSS DURING TRANSFER OF DATA ACROSS A CONDUCTIVE LINE
23
Patent #:
Issue Dt:
12/10/1996
Application #:
08551526
Filing Dt:
11/01/1995
Title:
SINGLE CHIP CONTROLLER-MEMORY DEVICE AND A MEMORY ARCHITECTURE AND METHODS SUITABLE FOR IMPLEMENTING THE SAME
24
Patent #:
Issue Dt:
08/22/2000
Application #:
08552197
Filing Dt:
11/02/1995
Title:
CIRCUITS, SYSTEMS AND METHODS FOR INTERFACING PROCESSING CIRCUITRY WITH A MEMORY
25
Patent #:
Issue Dt:
10/29/1996
Application #:
08554297
Filing Dt:
11/06/1995
Title:
A DUAL BANK MEMORY SYSTEM WITH OUTPUT MULTIPLEXING AND METHODS USING THE SAME
26
Patent #:
Issue Dt:
03/21/2000
Application #:
08559379
Filing Dt:
11/16/1995
Title:
MEMORY ARCHITECTURE USING CONTENT ADDRESSABLE MEMORY, AND SYSTEMS AND METHODS USING THE SAME
27
Patent #:
Issue Dt:
06/02/1998
Application #:
08565388
Filing Dt:
11/30/1995
Title:
MULTI-BANK MEMORY SYSTEM AND METHOD HAVING ADDRESSES SWITCHED BETWEEN THE ROW AND COLUMN DECODERS IN DIFFERENT BANKS
28
Patent #:
Issue Dt:
12/08/1998
Application #:
08591864
Filing Dt:
01/25/1996
Title:
CIRCUITS SYSTEMS AND METHODS FOR REDUCING POWER LOSS DURING TRANSFER OF DATA ACROSS AN I/O BUS
29
Patent #:
Issue Dt:
12/23/1997
Application #:
08595236
Filing Dt:
02/01/1996
Title:
SINGLE CHIP CONTROLLER-MEMORY DEVICE WITH INTERBANK CELL REPLACEMENT CAPABILITY AND A MEMORY ARCHITECTURE AND METHODS SUITABLE FOR IMPLEMENTING THE SAME
30
Patent #:
Issue Dt:
02/04/1997
Application #:
08612113
Filing Dt:
03/07/1996
Title:
LOW PIN COUNT-WIDE MEMORY DEVICES USING NON-MULTIPLEXED ADDRESSING AND SYSTEMS AND METHODS USING THE SAME
31
Patent #:
Issue Dt:
07/01/1997
Application #:
08620115
Filing Dt:
03/21/1996
Title:
CIRCUITS SYSTEMS AND METHODS FOR REDUCING POWER LOSS DURING TRANSFER OF DATA ACROSS A CONDUCTIVE LINE
32
Patent #:
Issue Dt:
04/28/1998
Application #:
08664471
Filing Dt:
06/14/1996
Title:
PIPELINED ADDRESS MEMORIES, AND SYSTEMS AND METHODS USING THE SAME
33
Patent #:
Issue Dt:
08/12/1997
Application #:
08666683
Filing Dt:
06/14/1996
Title:
PIPELINED ADDRESS MEMORIES, AND SYSTEMS AND METHODS USING THE SAME
34
Patent #:
Issue Dt:
05/02/2000
Application #:
08677125
Filing Dt:
07/09/1996
Title:
CIRCUITS, SYSTEMS AND METHOD FOR ADDRESS MAPPING
35
Patent #:
Issue Dt:
06/22/1999
Application #:
08902674
Filing Dt:
07/30/1997
Title:
CIRCUITS, SYSTEMS AND METHODS FOR MODIFYING DATA STORED IN A MEMORY USING LOGIC OPERATIONS
36
Patent #:
Issue Dt:
06/01/1999
Application #:
08903317
Filing Dt:
07/30/1997
Title:
SENSING CIRCUITRY WITH BOOLEAN LOGIC
37
Patent #:
Issue Dt:
06/08/1999
Application #:
08903390
Filing Dt:
07/30/1997
Title:
CIRCUITS, SYSTEMS AND METHODS FOR MODIFYING DATA STORED IN A MEMORY USING LOGIC OPERATIONS
38
Patent #:
Issue Dt:
09/12/2000
Application #:
09066618
Filing Dt:
04/24/1998
Title:
CIRCUITS, SYSTEMS AND METHODS FOR MEMORY MAPPING AND DISPLAY CONTROL SYSTEMS USING THE SAME
Assignor
1
Exec Dt:
08/20/2010
Assignee
1
2901 VIA FORTUNA
AUSTIN, TEXAS 78746
Correspondence name and address
STEVEN LIN
CIRRUS LOGIC LEGAL DEPT.
2901 VIA FORTUNA
AUSTIN, TX 78746

Search Results as of: 05/29/2024 03:51 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT