Total properties:
372
Page
4
of
4
Pages:
1 2 3 4 |
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2019
|
Application #:
|
16138080
|
Filing Dt:
|
09/21/2018
|
|
Title:
|
ADAPTIVE JITTER AND SPUR ADJUSTMENT FOR CLOCK CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2020
|
Application #:
|
16139687
|
Filing Dt:
|
09/24/2018
|
|
Publication #:
|
|
Pub Dt:
|
03/26/2020
| | | | |
|
Title:
|
AC-Coupled Chopper Signal for a High-Impedance Buffer
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2020
|
Application #:
|
16141052
|
Filing Dt:
|
09/25/2018
|
|
Publication #:
|
|
Pub Dt:
|
03/26/2020
| | | | |
|
Title:
|
POWER RESONATOR WITH WIDE INPUT VOLTAGE RANGE FOR ISOLATED POWER TRANSFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2020
|
Application #:
|
16143711
|
Filing Dt:
|
09/27/2018
|
|
Publication #:
|
|
Pub Dt:
|
04/02/2020
| | | | |
|
Title:
|
SPUR CANCELLER WITH MULTIPLIER-LESS CORRELATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2020
|
Application #:
|
16143717
|
Filing Dt:
|
09/27/2018
|
|
Publication #:
|
|
Pub Dt:
|
04/02/2020
| | | | |
|
Title:
|
SPUR CANCELLATION WITH ADAPTIVE FREQUENCY TRACKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2021
|
Application #:
|
16165058
|
Filing Dt:
|
10/19/2018
|
|
Publication #:
|
|
Pub Dt:
|
04/23/2020
| | | | |
|
Title:
|
Two Pin Scan Interface for Low Pin Count Devices
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2019
|
Application #:
|
16169757
|
Filing Dt:
|
10/24/2018
|
|
Title:
|
High Output Swing High Voltage Tolerant Bus Driver
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2020
|
Application #:
|
16191755
|
Filing Dt:
|
11/15/2018
|
|
Title:
|
LOAD COMPENSATION TO REDUCE DETERMINISTIC JITTER IN CLOCK APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2020
|
Application #:
|
16194678
|
Filing Dt:
|
11/19/2018
|
|
Title:
|
Relative Frequency Offset Error and Phase Error Detection for Clocks
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2020
|
Application #:
|
16221188
|
Filing Dt:
|
12/14/2018
|
|
Title:
|
DELAY ADJUSTMENT USING FREQUENCY ESTIMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2019
|
Application #:
|
16221192
|
Filing Dt:
|
12/14/2018
|
|
Title:
|
FAILSAFE CLOCK PRODUCT USING FREQUENCY ESTIMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2019
|
Application #:
|
16225722
|
Filing Dt:
|
12/19/2018
|
|
Title:
|
Performing Noise Cancellation In Radio Signals Using Spectral Duplication
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2022
|
Application #:
|
16235232
|
Filing Dt:
|
12/28/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/12/2019
| | | | |
|
Title:
|
Shared Communication Channel That Interleaves 1 PPS Signals and Messaging
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2022
|
Application #:
|
16235784
|
Filing Dt:
|
12/28/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/12/2019
| | | | |
|
Title:
|
Synchronizing Update of Time of Day Counters Using Time Stamp Exchange Over A Control Plane
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2022
|
Application #:
|
16295255
|
Filing Dt:
|
03/07/2019
|
|
Publication #:
|
|
Pub Dt:
|
09/10/2020
| | | | |
|
Title:
|
MAINTAINING THE CORRECT TIME WHEN COUNTER VALUES ARE TRANSFERRED BETWEEN CLOCK DOMAINS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2020
|
Application #:
|
16404056
|
Filing Dt:
|
05/06/2019
|
|
Publication #:
|
|
Pub Dt:
|
11/12/2020
| | | | |
|
Title:
|
FRACTIONAL DIVIDER WITH ERROR CORRECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2020
|
Application #:
|
16427826
|
Filing Dt:
|
05/31/2019
|
|
Title:
|
REFERENCE CLOCK FREQUENCY CHANGE HANDLING IN A PHASE-LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2022
|
Application #:
|
16428288
|
Filing Dt:
|
05/31/2019
|
|
Publication #:
|
|
Pub Dt:
|
12/03/2020
| | | | |
|
Title:
|
USING TIME-TO-DIGITAL CONVERTERS TO DELAY SIGNALS WITH HIGH ACCURACY AND LARGE RANGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2020
|
Application #:
|
16441898
|
Filing Dt:
|
06/14/2019
|
|
Title:
|
LOCKING A PLL TO THE NEAREST EDGE OF THE INPUT CLOCK WHEN THE INPUT CLOCK IS DIVIDED DOWN BEFORE USE IN THE PLL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2020
|
Application #:
|
16451752
|
Filing Dt:
|
06/25/2019
|
|
Title:
|
Use of a Virtual Clock in a PLL to Maintain a Closed Loop System
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2019
|
Application #:
|
16456195
|
Filing Dt:
|
06/28/2019
|
|
Title:
|
METASTABLE-FREE OUTPUT SYNCHRONIZATION FOR MULTIPLE-CHIP SYSTEMS AND THE LIKE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2021
|
Application #:
|
16527571
|
Filing Dt:
|
07/31/2019
|
|
Publication #:
|
|
Pub Dt:
|
02/04/2021
| | | | |
|
Title:
|
Interface To Provide Selectable Time Domain Or Frequency Domain Information To Downstream Circuitry
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2020
|
Application #:
|
16528059
|
Filing Dt:
|
07/31/2019
|
|
Title:
|
Receiver Intermediate Variable Gain Stage for Isolator Products
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2022
|
Application #:
|
16528065
|
Filing Dt:
|
07/31/2019
|
|
Publication #:
|
|
Pub Dt:
|
02/04/2021
| | | | |
|
Title:
|
RECEIVER FRONT END FOR DIGITAL ISOLATORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2020
|
Application #:
|
16528075
|
Filing Dt:
|
07/31/2019
|
|
Title:
|
DEMODULATOR/DETECTOR FOR DIGITAL ISOLATORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2021
|
Application #:
|
16528256
|
Filing Dt:
|
07/31/2019
|
|
Publication #:
|
|
Pub Dt:
|
02/04/2021
| | | | |
|
Title:
|
Calibration of Digital Isolators
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2020
|
Application #:
|
16548417
|
Filing Dt:
|
08/22/2019
|
|
Title:
|
RESISTOR BASED DELTA SIGMA MULTIPLYING DAC WITH INTEGRATED RECONSTRUCTION FILTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2020
|
Application #:
|
16567386
|
Filing Dt:
|
09/11/2019
|
|
Title:
|
System, Apparatus And Method For Providing Remote Tuner Options In A Vehicle Entertainment System
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2020
|
Application #:
|
16580161
|
Filing Dt:
|
09/24/2019
|
|
Publication #:
|
|
Pub Dt:
|
05/21/2020
| | | | |
|
Title:
|
ACCURATE AND RELIABLE DIGITAL PLL LOCK INDICATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2020
|
Application #:
|
16582266
|
Filing Dt:
|
09/25/2019
|
|
Title:
|
CALIBRATION OF AN INTERPOLATIVE DIVIDER USING A VIRTUAL PHASE-LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2022
|
Application #:
|
16588777
|
Filing Dt:
|
09/30/2019
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2021
| | | | |
|
Title:
|
POWER TRANSISTOR DETECTION WITH SELF-PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2020
|
Application #:
|
16593473
|
Filing Dt:
|
10/04/2019
|
|
Title:
|
SPUR CANCELLATION IN A PLL SYSTEM WITH AN AUTOMATICALLY UPDATED TARGET SPUR FREQUENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2020
|
Application #:
|
16660027
|
Filing Dt:
|
10/22/2019
|
|
Publication #:
|
|
Pub Dt:
|
02/13/2020
| | | | |
|
Title:
|
POWER TRANSFER DEVICE USING AN OSCILLATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2020
|
Application #:
|
16661049
|
Filing Dt:
|
10/23/2019
|
|
Publication #:
|
|
Pub Dt:
|
05/21/2020
| | | | |
|
Title:
|
LOAD COMPENSATION TO REDUCE DETERMINISTIC JITTER IN CLOCK APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2020
|
Application #:
|
16670874
|
Filing Dt:
|
10/31/2019
|
|
Title:
|
NOISE CANCELING TECHNIQUE FOR A SINE TO SQUARE WAVE CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2021
|
Application #:
|
16694100
|
Filing Dt:
|
11/25/2019
|
|
Publication #:
|
|
Pub Dt:
|
05/27/2021
| | | | |
|
Title:
|
GATE DRIVER WITH INTEGRATED MILLER CLAMP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2021
|
Application #:
|
16697613
|
Filing Dt:
|
11/27/2019
|
|
Publication #:
|
|
Pub Dt:
|
05/27/2021
| | | | |
|
Title:
|
ON-CHIP PHASE-LOCKED LOOP RESPONSE MEASUREMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2022
|
Application #:
|
16707401
|
Filing Dt:
|
12/09/2019
|
|
Publication #:
|
|
Pub Dt:
|
06/10/2021
| | | | |
|
Title:
|
JITTER SELF-TEST USING TIMESTAMPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2022
|
Application #:
|
16717816
|
Filing Dt:
|
12/17/2019
|
|
Publication #:
|
|
Pub Dt:
|
06/17/2021
| | | | |
|
Title:
|
MEASURING PIN-TO-PIN DELAYS BETWEEN CLOCK ROUTES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2021
|
Application #:
|
16726477
|
Filing Dt:
|
12/24/2019
|
|
Publication #:
|
|
Pub Dt:
|
06/24/2021
| | | | |
|
Title:
|
HIGH DIELECTRIC CONSTANT MATERIAL AT LOCATIONS OF HIGH FIELDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2021
|
Application #:
|
16726481
|
Filing Dt:
|
12/24/2019
|
|
Title:
|
DETECTION AND MANAGEMENT OF FREQUENCY ERRORS IN A REFERENCE INPUT CLOCK SIGNAL
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16728224
|
Filing Dt:
|
12/27/2019
|
|
Publication #:
|
|
Pub Dt:
|
07/01/2021
| | | | |
|
Title:
|
Top Hat Structure for Isolation Capacitors
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2021
|
Application #:
|
16815435
|
Filing Dt:
|
03/11/2020
|
|
Title:
|
ADJUSTABLE SOFT SHUTDOWN AND CURRENT BOOSTER FOR GATE DRIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2023
|
Application #:
|
16833871
|
Filing Dt:
|
03/30/2020
|
|
Publication #:
|
|
Pub Dt:
|
09/30/2021
| | | | |
|
Title:
|
FLEXIBLE FAULT DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2021
|
Application #:
|
16836706
|
Filing Dt:
|
03/31/2020
|
|
Title:
|
SECONDARY PHASE COMPENSATION ASSIST FOR PLL IO DELAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2021
|
Application #:
|
16836713
|
Filing Dt:
|
03/31/2020
|
|
Title:
|
SECONDARY PHASE COMPENSATION ASSIST FOR PLL IO DELAY ALIGNING SYNC SIGNAL TO SYSTEM CLOCK SIGNAL
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
11/22/2022
|
Application #:
|
16846731
|
Filing Dt:
|
04/13/2020
|
|
Publication #:
|
|
Pub Dt:
|
10/14/2021
| | | | |
|
Title:
|
CALIBRATION OF THE EXTERNAL RESISTANCE VALUE IN THE POWER SOURCING EQUIPMENT OF A POE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2022
|
Application #:
|
16849036
|
Filing Dt:
|
04/15/2020
|
|
Publication #:
|
|
Pub Dt:
|
10/21/2021
| | | | |
|
Title:
|
PHASE TRANSPORT WITH FREQUENCY TRANSLATION WITHOUT A PLL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2023
|
Application #:
|
17009480
|
Filing Dt:
|
09/01/2020
|
|
Publication #:
|
|
Pub Dt:
|
03/03/2022
| | | | |
|
Title:
|
INSTRUMENT NOISE CORRECTION FOR JITTER MEASUREMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2023
|
Application #:
|
17038211
|
Filing Dt:
|
09/30/2020
|
|
Publication #:
|
|
Pub Dt:
|
03/31/2022
| | | | |
|
Title:
|
MEASUREMENT AND CALIBRATION OF MISMATCH IN AN ISOLATION CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2023
|
Application #:
|
17038223
|
Filing Dt:
|
09/30/2020
|
|
Publication #:
|
|
Pub Dt:
|
03/31/2022
| | | | |
|
Title:
|
PEAK AND GAIN CALIBRATION OF A RECEIVER IN AN ISOLATION PRODUCT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2022
|
Application #:
|
17066242
|
Filing Dt:
|
10/08/2020
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2022
| | | | |
|
Title:
|
DEMODULATOR FOR AN ISOLATION COMMUNICATION CHANNEL FOR DUAL COMMUNICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2024
|
Application #:
|
17066244
|
Filing Dt:
|
10/08/2020
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2022
| | | | |
|
Title:
|
TRANSMITTER FOR DUAL COMMUNICATION OVER AN ISOLATION CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2023
|
Application #:
|
17066251
|
Filing Dt:
|
10/08/2020
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2022
| | | | |
|
Title:
|
INTERFACE FOR PASSING CONTROL INFORMATION OVER AN ISOLATION CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2023
|
Application #:
|
17075008
|
Filing Dt:
|
10/20/2020
|
|
Publication #:
|
|
Pub Dt:
|
03/11/2021
| | | | |
|
Title:
|
System, Apparatus And Method For Providing Remote Tuner Options In A Vehicle Entertainment System
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2022
|
Application #:
|
17106358
|
Filing Dt:
|
11/30/2020
|
|
Publication #:
|
|
Pub Dt:
|
03/31/2022
| | | | |
|
Title:
|
MEASUREMENT CIRCUIT FOR ISOLATION PRODUCT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2023
|
Application #:
|
17119653
|
Filing Dt:
|
12/11/2020
|
|
Publication #:
|
|
Pub Dt:
|
06/16/2022
| | | | |
|
Title:
|
Supply-Glitch-Tolerant Regulator
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2023
|
Application #:
|
17123358
|
Filing Dt:
|
12/16/2020
|
|
Publication #:
|
|
Pub Dt:
|
06/16/2022
| | | | |
|
Title:
|
HIGH-SPEED LOW-IMPEDANCE BOOSTING LOW-DROPOUT REGULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2023
|
Application #:
|
17124561
|
Filing Dt:
|
12/17/2020
|
|
Publication #:
|
|
Pub Dt:
|
06/23/2022
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR BLIND CHANNEL ESTIMATION AND COHERENT DIFFERENTIAL EQUALIZATION IN AN ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING (OFDM) RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2022
|
Application #:
|
17125561
|
Filing Dt:
|
12/17/2020
|
|
Title:
|
DEGLITCHER CIRCUIT WITH INTEGRATED NON-OVERLAP FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2022
|
Application #:
|
17134818
|
Filing Dt:
|
12/28/2020
|
|
Publication #:
|
|
Pub Dt:
|
06/30/2022
| | | | |
|
Title:
|
FSYNC MISMATCH TRACKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2022
|
Application #:
|
17138091
|
Filing Dt:
|
12/30/2020
|
|
Publication #:
|
|
Pub Dt:
|
06/09/2022
| | | | |
|
Title:
|
VARIABLE CURRENT DRIVE FOR ISOLATED GATE DRIVERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2022
|
Application #:
|
17197985
|
Filing Dt:
|
03/10/2021
|
|
Publication #:
|
|
Pub Dt:
|
06/09/2022
| | | | |
|
Title:
|
VALIDATION OF CURRENT LEVELS DELIVERED BY A GATE DRIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2022
|
Application #:
|
17217695
|
Filing Dt:
|
03/30/2021
|
|
Title:
|
CALIBRATION OF A TIME-TO-DIGITAL CONVERTER USING A VIRTUAL PHASE-LOCKED LOOP
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
17219321
|
Filing Dt:
|
03/31/2021
|
|
Publication #:
|
|
Pub Dt:
|
06/09/2022
| | | | |
|
Title:
|
UPDATING CONTROL PARAMETERS OF A GATE DRIVER DURING OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2022
|
Application #:
|
17230060
|
Filing Dt:
|
04/14/2021
|
|
Publication #:
|
|
Pub Dt:
|
10/20/2022
| | | | |
|
Title:
|
CALIBRATION OF DRIVER OUTPUT CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2023
|
Application #:
|
17242909
|
Filing Dt:
|
04/28/2021
|
|
Publication #:
|
|
Pub Dt:
|
11/03/2022
| | | | |
|
Title:
|
GATE DRIVER OUTPUT PROTECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2022
|
Application #:
|
17323782
|
Filing Dt:
|
05/18/2021
|
|
Title:
|
FREQUENCY MODULATION TRACKING FOR BAND REJECTION TO REDUCE DYNAMIC RANGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2023
|
Application #:
|
17332365
|
Filing Dt:
|
05/27/2021
|
|
Publication #:
|
|
Pub Dt:
|
12/01/2022
| | | | |
|
Title:
|
SIGNAL DELAY CONTROL USING A RECIRCULATING DELAY LOOP AND A PHASE INTERPOLATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2023
|
Application #:
|
17335839
|
Filing Dt:
|
06/01/2021
|
|
Publication #:
|
|
Pub Dt:
|
12/01/2022
| | | | |
|
Title:
|
ISOLATION COMMUNICATIONS CHANNEL USING DIRECT DEMODULATION AND DATA-EDGE ENCODING
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
17354089
|
Filing Dt:
|
06/22/2021
|
|
Publication #:
|
|
Pub Dt:
|
12/22/2022
| | | | |
|
Title:
|
PHASE NOISE PERFORMANCE USING MULTIPLE RESONATORS WITH VARYING QUALITY FACTORS AND FREQUENCIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2022
|
Application #:
|
17375634
|
Filing Dt:
|
07/14/2021
|
|
Title:
|
DATA PROTOCOL OVER CLOCK LINE
|
|
