Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 014683/0586 | |
| Pages: | 4 |
| | Recorded: | 06/03/2004 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
9
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
09672384
|
Filing Dt:
|
09/28/2000
|
Title:
|
RF AMPLIFIER HAVING SWITCHED LOAD IMPEDANCE FOR BACK-OFF POWER EFFICIENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09672387
|
Filing Dt:
|
09/28/2000
|
Title:
|
Isolation circuit for use in RF amplifier bias circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
09675098
|
Filing Dt:
|
09/28/2000
|
Title:
|
RF POWER TRANSISTOR HAVING LOW PARASITIC IMPEDANCE INPUT FEED STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09765996
|
Filing Dt:
|
01/19/2001
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
Title:
|
MMIC POWER AMPLIFIER WITH WIREBOND OUTPUT MATCHING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09976445
|
Filing Dt:
|
10/12/2001
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
Title:
|
TEMPERATURE COMPENSATED CURRENT MIRROR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
10061546
|
Filing Dt:
|
02/01/2002
|
Publication #:
|
|
Pub Dt:
|
08/08/2002
| | | | |
Title:
|
MULTI-LAYER INTERCONNECT MODULE AND METHOD OF INTERCONNECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2006
|
Application #:
|
10267215
|
Filing Dt:
|
10/08/2002
|
Publication #:
|
|
Pub Dt:
|
04/08/2004
| | | | |
Title:
|
HETEROJUNCTION BIPOLAR TRANSISTOR HAVING NON-UNIFORMLY DOPED COLLECTOR FOR IMPROVED SAFE-OPERATING AREA
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2004
|
Application #:
|
10267342
|
Filing Dt:
|
10/08/2002
|
Publication #:
|
|
Pub Dt:
|
04/08/2004
| | | | |
Title:
|
HETEROJUNCTION BIPOLAR TRANSISTOR HAVING WIDE BANDGAP MATERIAL IN COLLECTOR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10820343
|
Filing Dt:
|
04/07/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
Heterojunction bipolar transistor having non-uniformly doped collector for improved safe-operating area
|
|
Assignee
|
|
|
41 CEDAR AVENUE |
CEDAR HOUSE |
HAMILTON, HM 12, BERMUDA |
|
Correspondence name and address
|
|
PRESTON GATES ELLIS & ROUVELAS
|
|
DON J. PELTO
|
|
1735 NEW YORK AVENUE, NW
|
|
SUITE 500
|
|
WASHINGTON, DC 20006
|
Search Results as of:
05/27/2024 12:51 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|