Total properties:
949
Page
10
of
10
Pages:
1 2 3 4 5 6 7 8 9 10
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13312859
|
Filing Dt:
|
12/06/2011
|
Publication #:
|
|
Pub Dt:
|
06/14/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE OUTPUTTING READ DATA IN SYNCHRONIZATION WITH CLOCK SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13317595
|
Filing Dt:
|
10/24/2011
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF CONTROLLING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13317598
|
Filing Dt:
|
10/24/2011
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING LATENCY COUNTER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13317601
|
Filing Dt:
|
10/24/2011
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING POINT-SHIFT TYPE FIFO CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13354109
|
Filing Dt:
|
01/19/2012
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
METHOD FOR EXTRACTING IBIS SIMULATION MODEL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
13360576
|
Filing Dt:
|
01/27/2012
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
Title:
|
CLOCK GENERATING CIRCUIT, SEMICONDUCTOR DEVICE INCLUDING THE SAME, AND DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
13361864
|
Filing Dt:
|
01/30/2012
|
Publication #:
|
|
Pub Dt:
|
05/24/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE, ADJUSTMENT METHOD THEREOF AND DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13364971
|
Filing Dt:
|
02/02/2012
|
Publication #:
|
|
Pub Dt:
|
08/08/2013
| | | | |
Title:
|
DMA ARCHITECTURE FOR NAND-TYPE FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13367248
|
Filing Dt:
|
02/06/2012
|
Publication #:
|
|
Pub Dt:
|
08/16/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13373005
|
Filing Dt:
|
11/02/2011
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
Title:
|
Semiconductor device having current change memory cell
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
13373006
|
Filing Dt:
|
11/02/2011
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING HIERACHICAL BIT LINE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
13398711
|
Filing Dt:
|
02/16/2012
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE THAT CAN CANCEL NOISE IN BIAS LINE TO WHICH BIAS CURRENT FLOWS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13404940
|
Filing Dt:
|
02/24/2012
|
Publication #:
|
|
Pub Dt:
|
08/30/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND CONTROL METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13414152
|
Filing Dt:
|
03/07/2012
|
Publication #:
|
|
Pub Dt:
|
09/13/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13421358
|
Filing Dt:
|
03/15/2012
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
Title:
|
VOLTAGE REGULATOR FOR BIASING A NAND MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13429056
|
Filing Dt:
|
03/23/2012
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2014
|
Application #:
|
13431654
|
Filing Dt:
|
03/27/2012
|
Publication #:
|
|
Pub Dt:
|
10/04/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE, CONTROL METHOD THEREOF AND DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13443810
|
Filing Dt:
|
04/10/2012
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13451131
|
Filing Dt:
|
04/19/2012
|
Publication #:
|
|
Pub Dt:
|
10/25/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING A DELAY LOCKED LOOP CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13463902
|
Filing Dt:
|
05/04/2012
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING SELECTIVE ACTIVATION CIRCUIT FOR SELECTIVELY ACTIVATING CIRCUIT AREAS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13465797
|
Filing Dt:
|
05/07/2012
|
Publication #:
|
|
Pub Dt:
|
09/20/2012
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE, METHOD OF CONTROLLING READ PREAMBLE SIGNAL THEREOF, AND DATA TRANSMISSION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13517690
|
Filing Dt:
|
06/14/2012
|
Publication #:
|
|
Pub Dt:
|
01/03/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE EMPLOYING CIRCUIT BLOCKS HAVING THE SAME CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
13531346
|
Filing Dt:
|
06/22/2012
|
Publication #:
|
|
Pub Dt:
|
10/18/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
13533896
|
Filing Dt:
|
06/26/2012
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING HIERARCHICALLY STRUCTURED BIT LINES AND SYSTEM INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
13549949
|
Filing Dt:
|
07/16/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
MEMORY MODULE AND LAYOUT METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
13550783
|
Filing Dt:
|
07/17/2012
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD WITH AUXILIARY I/O LINE ASSIST CIRCUIT AND FUNCTIONALITY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
13585110
|
Filing Dt:
|
08/14/2012
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING DELAY LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
13586526
|
Filing Dt:
|
08/15/2012
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF REFRESHING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13598289
|
Filing Dt:
|
08/29/2012
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE USING MULTI-PHASE CLOCK SIGNAL AND INFORMATION PROCESSING SYSTEM INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13612654
|
Filing Dt:
|
09/12/2012
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING DLL CIRCUIT HAVING COARSE ADJUSTMENT UNIT AND FINE ADJUSTMENT UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13620819
|
Filing Dt:
|
09/15/2012
|
Publication #:
|
|
Pub Dt:
|
01/10/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE, ADJUSTMENT METHOD THEREOF AND DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13620840
|
Filing Dt:
|
09/15/2012
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING HIERARCHICAL BIT LINE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13628819
|
Filing Dt:
|
09/27/2012
|
Publication #:
|
|
Pub Dt:
|
01/24/2013
| | | | |
Title:
|
BANDGAP REFERENCE CIRCUIT AND METHOD OF STARTING BANDGAP REFERENCE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
13647626
|
Filing Dt:
|
10/09/2012
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
Title:
|
SUPPLY VOLTAGE GENERATING CIRCUIT AND SEMICONDUCTOR DEVICE HAVING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13653265
|
Filing Dt:
|
10/16/2012
|
Publication #:
|
|
Pub Dt:
|
02/14/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13665654
|
Filing Dt:
|
10/31/2012
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING HIERARCHICALLY STRUCTURED BIT LINES AND SYSTEM INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
13716539
|
Filing Dt:
|
12/17/2012
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
MEMORY DEVICE, SEMICONDUCTOR MEMORY DEVICE AND CONTROL METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13728349
|
Filing Dt:
|
12/27/2012
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
INTERNAL POWER SUPPLY CIRCUIT, SEMICONDUCTOR DEVICE, AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
13740724
|
Filing Dt:
|
01/14/2013
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
CONTROL METHOD FOR A SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13748466
|
Filing Dt:
|
01/23/2013
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND READ WAIT TIME ADJUSTMENT METHOD THEREOF, MEMORY SYSTEM, AND SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13799109
|
Filing Dt:
|
03/13/2013
|
Publication #:
|
|
Pub Dt:
|
08/01/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF CONTROLLING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
13832293
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
08/08/2013
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE, METHOD OF CONTROLLING READ PREAMBLE SIGNAL THEREOF, AND DATA TRANSMISSION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
13832592
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE, METHOD OF CONTROLLING READ PREAMBLE SIGNAL THEREOF, AND DATA TRANSMISSION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13846320
|
Filing Dt:
|
03/18/2013
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
SUPPLY VOLTAGE GENERATING CIRCUIT AND SEMICONDUCTOR DEVICE HAVING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
13918172
|
Filing Dt:
|
06/14/2013
|
Publication #:
|
|
Pub Dt:
|
10/24/2013
| | | | |
Title:
|
DEVICE INCLUDING A CLOCK GENERATION CIRCUIT AND A METHOD OF GENERATING A CLOCK SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
13935336
|
Filing Dt:
|
07/03/2013
|
Publication #:
|
|
Pub Dt:
|
11/07/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING HIERARCHICALLY STRUCTURED BIT LINES AND SYSTEM INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13968261
|
Filing Dt:
|
08/15/2013
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICE, ADJUSTMENT METHOD THEREOF AND DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13972407
|
Filing Dt:
|
08/21/2013
|
Publication #:
|
|
Pub Dt:
|
12/19/2013
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR TESTING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
14047074
|
Filing Dt:
|
10/07/2013
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE, METHOD OF CONTROLLING READ PREAMBLE SIGNAL THEREOF, AND DATA TRANSMISSION METHOD
|
|