|
Total properties:
79
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09072916
|
Filing Dt:
|
05/04/1998
|
|
Title:
|
MULTIPLE FREQUENCY CLOCK GENERATION AND SYNCHRONIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09087433
|
Filing Dt:
|
05/29/1998
|
|
Title:
|
RAM BASED ERROR CORRECTION CODE ENCODER AND SYNDROME GENERATOR WITH PROGRAMMABLE INTERLEAVING DEGREES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09087731
|
Filing Dt:
|
05/29/1998
|
|
Title:
|
DEVICE AND METHOD FOR EXTENDING ERROR CORRECTION BEYOND ONE SECTOR TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09088810
|
Filing Dt:
|
06/02/1998
|
|
Title:
|
EXECUTION SUSPENSION AND RESUMPTION IN MULTI-TASKING HOST ADAPTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09089013
|
Filing Dt:
|
06/02/1998
|
|
Title:
|
SYSTEM FOR REGISTER PARTITIONING IN MULTI-TASKING HOST ADAPTERS BY ASSIGNING A REGISTER SET AND A UNIQUE INDENTIFIER IN EACH OF A PLURALITY OF HARDWARE MODULES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2001
|
Application #:
|
09089278
|
Filing Dt:
|
06/02/1998
|
|
Title:
|
MONITOR PORT WITH SELECTABLE TRACE SUPPORT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09095908
|
Filing Dt:
|
06/11/1998
|
|
Title:
|
BUS SYSTEM EXPANDABLE BY CONNECTION OF A BUS BRIDGE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09096033
|
Filing Dt:
|
06/11/1998
|
|
Title:
|
STACKED I/O BRIDGE CIRCUIT ASSEMBLIES HAVING FLEXIBLY CONFIGURABLE CONNECTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09096096
|
Filing Dt:
|
06/11/1998
|
|
Title:
|
MODULAR BUS BRIDGE SYSTEM COMPATIBLE WITH MULTIPLE BUS PIN CONFIGURATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09096300
|
Filing Dt:
|
06/02/1998
|
|
Title:
|
A NON-INVASIVE BUS MASTER BACK-OFF CIRCUIT AND METHOD FOR SYSTEMS HAVING A PLURALITY OF BUS MASTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09099666
|
Filing Dt:
|
06/18/1998
|
|
Title:
|
HIGH SPEED GAIN STAGE WITH DC OFFSET CANCELLATION FOR SERVO DEMODULATOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09107240
|
Filing Dt:
|
06/30/1998
|
|
Title:
|
A SCAN CELL INCLUDING A PROPAGATION DELAY AND ISOLATION ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09110783
|
Filing Dt:
|
07/06/1998
|
|
Title:
|
INTELLIGENT BACKUP AND RESTORING SYSTEM AND METHOD FOR IMPLEMENTING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09113729
|
Filing Dt:
|
07/10/1998
|
|
Title:
|
BIAS COMPENSATOR FOR DIFFERENTIAL TRANSMISSION LINE WITH VOLTAGE BIAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2000
|
Application #:
|
09116434
|
Filing Dt:
|
07/15/1998
|
|
Title:
|
ELECTROSTATIC DISCHARGE PROTECTION BUS/DIE EDGE SEAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09119716
|
Filing Dt:
|
07/20/1998
|
|
Title:
|
ONE-PIECE MULTIPLE-COMPARTMENT SHIPPING AND DISPLAY BOX
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09127647
|
Filing Dt:
|
07/31/1998
|
|
Title:
|
DATA COMMUNICATIONS SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09136071
|
Filing Dt:
|
08/18/1998
|
|
Title:
|
FAST-SCAN-FLOP AND INTEGRATED CIRCUIT DEVICE INCORPORATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09141871
|
Filing Dt:
|
08/27/1998
|
|
Title:
|
PARALLEL CHIEN SEARCH CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09153634
|
Filing Dt:
|
09/15/1998
|
|
Title:
|
BOUNDARY-SCAN CELLS WITH IMPROVED TIMING CHARACTERISTICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
09160123
|
Filing Dt:
|
09/24/1998
|
|
Title:
|
MODULAR BUS BRIDGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09160553
|
Filing Dt:
|
09/24/1998
|
|
Title:
|
AUTOMATED TEST VECTOR GENERATION AND VERIFICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09169444
|
Filing Dt:
|
10/09/1998
|
|
Title:
|
MULTI-PROCESSOR BUS PROTOCOL SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09175586
|
Filing Dt:
|
10/20/1998
|
|
Title:
|
DISK DRIVE TESTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09190465
|
Filing Dt:
|
11/12/1998
|
|
Title:
|
PCI BRIDGE FOR OPTIMIZED COMMAND DELIVERY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09192913
|
Filing Dt:
|
11/16/1998
|
|
Publication #:
|
|
Pub Dt:
|
05/23/2002
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR GENERATING INTERLEAVE ERASURE LOCATIONS FROM THERMAL ASPERITY ERASURE POINTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09197715
|
Filing Dt:
|
11/23/1998
|
|
Title:
|
DELAY DATA BLOCK RELEASE SYSTEM IN A DISK DRIVE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09208594
|
Filing Dt:
|
12/08/1998
|
|
Title:
|
AUTOMATED SCAN CHAIN SIZING USING SYNOPSYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09222078
|
Filing Dt:
|
12/29/1998
|
|
Title:
|
METHOD AND APPARATUS FOR SYNCHRONIZING A DECODER CIRCUIT WITH A PHASE-ENCODED DATA SIGNAL IN A DATA STORAGE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09222509
|
Filing Dt:
|
12/29/1998
|
|
Title:
|
METHOD AND APPARATUS FOR ACCURATELY ALIGNING A SERIES OF DETECTION WINDOWS WITH A SYNCHRONIZATION PATTERN IN A DATA STORAGE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09239628
|
Filing Dt:
|
01/29/1999
|
|
Title:
|
HIGH SPEED RAID CACHE CONTROLLER USING ACCELERATED GRAPHICS PORT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09256601
|
Filing Dt:
|
02/23/1999
|
|
Title:
|
DRIVE PREPARATION METHODS FOR INTELLIGENT BACKUP SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
09256676
|
Filing Dt:
|
02/23/1999
|
|
Title:
|
METHOD OF GENERATING A DATABASE FOR USE IN AN INTELLIGENT BACKUP AND RESTORING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09256681
|
Filing Dt:
|
02/23/1999
|
|
Title:
|
METHOD AND APPARATUS FOR BACKING UP A DISK DRIVE UPON A SYSTEM FAILURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09256682
|
Filing Dt:
|
02/23/1999
|
|
Title:
|
AUTOMATED DRIVE REPAIR SYSTEMS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09256686
|
Filing Dt:
|
02/23/1999
|
|
Title:
|
METHOD FOR GENERATING A FOOTPRINT IMAGE FILE FOR AN INTELLIGENT BACKUP AND RESTORING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09256687
|
Filing Dt:
|
02/23/1999
|
|
Title:
|
METHOD FOR MANAGING PRIMARY AND SECONDARY STORAGE DEVICE IN AN INTELLIGENT BACKUP AND RESTORING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
09258246
|
Filing Dt:
|
02/25/1999
|
|
Title:
|
METHOD AND DEVICE FOR PERFORMING ERROR CORRECTION ON ECC DATA SECTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09259481
|
Filing Dt:
|
02/26/1999
|
|
Title:
|
METHOD AND SYSTEM FOR TRANSPORTING AUDIO/VIDEO DATA OVER A SERIAL BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09275652
|
Filing Dt:
|
03/24/1999
|
|
Title:
|
DATA CHANNEL ARCHITECTURE FOR PARALLEL SCSI HOST ADAPTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09295051
|
Filing Dt:
|
04/20/1999
|
|
Title:
|
PCI DELAYED TRANSACTION TIME OUT COUNTER AND ASSOCIATED METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09302921
|
Filing Dt:
|
04/30/1999
|
|
Title:
|
HARD DISK BOOTSTRAP REDIRECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09315904
|
Filing Dt:
|
05/20/1999
|
|
Title:
|
METHOD FOR DETERMINING THE OPTIMUM LOCATIONS FOR SCAN LATCHES IN A PARTIAL-SCAN IC BUILT IN SELF TEST SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09316492
|
Filing Dt:
|
05/21/1999
|
|
Title:
|
SCAN FLOP CIRCUITRY AND METHODS FOR MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09325013
|
Filing Dt:
|
06/02/1999
|
|
Title:
|
GATED CLOCK FLIP-FLOPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09343323
|
Filing Dt:
|
06/30/1999
|
|
Title:
|
SCSI BUS FREE PHASE MANAGEMENT STRUCTURE AND METHOD OF OPERATION FOR PARALLEL SCSI HOST ADAPTER INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09343492
|
Filing Dt:
|
06/30/1999
|
|
Title:
|
STRUCTURE AND METHOD FOR AUTOMATIC CONFIGURATION FOR SCSI SYNCHRONOUS DATA TRANSFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09395922
|
Filing Dt:
|
09/14/1999
|
|
Title:
|
NFET/PFET RAM PRECHARGE CIRCUITRY TO MINIMIZE READ SENSE AMP OPERATIONAL RANGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
09405345
|
Filing Dt:
|
09/24/1999
|
|
Title:
|
BRIDGE DEVICE FOR TRANSFERRING DATA USING MASTER-SPECIFIC PREFETCH SIZES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09448027
|
Filing Dt:
|
11/23/1999
|
|
Title:
|
CIRCUIT AND METHOD FOR SYNCHRONIZED DATA BANKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2002
|
Application #:
|
09465354
|
Filing Dt:
|
12/16/1999
|
|
Title:
|
SYSTEM AND METHOD FOR DISK CONTROL WITH SNAPSHOT FEATURE INCLUDING READ-WRITE SNAPSHOT HALF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
09526028
|
Filing Dt:
|
03/15/2000
|
|
Title:
|
METHODS AND APPARATUS FOR IMPLEMENTING A DEVICE SIDE ADVANCED SERIAL PROTOCOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2003
|
Application #:
|
09526030
|
Filing Dt:
|
03/15/2000
|
|
Title:
|
HOST AND DEVICE SERIAL COMMUNICATION PROTOCOLS AND COMMUNICATION PACKET FORMATS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
09526293
|
Filing Dt:
|
03/15/2000
|
|
Title:
|
METHODS AND APPARATUS FOR IMPLEMENTING A HOST SIDE ADVANCED SERIAL PROTOCOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09539480
|
Filing Dt:
|
03/30/2000
|
|
Title:
|
Dual mode phase and frequency detector
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09545148
|
Filing Dt:
|
04/07/2000
|
|
Title:
|
PACKAGE FOR A SOFTWARE APPLICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09557747
|
Filing Dt:
|
04/25/2000
|
|
Title:
|
METHODS FOR PREDICTING RELIABILITY OF SEMICONDUCTOR DEVICES USING VOLTAGE STRESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
09558318
|
Filing Dt:
|
04/25/2000
|
|
Title:
|
DYNAMIC FILE SYSTEM CONFIGURATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09568087
|
Filing Dt:
|
05/09/2000
|
|
Title:
|
METHODS FOR SELECTING A BOOT PARTITION AND HIDING A NON-SELECTED PARTITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09576705
|
Filing Dt:
|
05/22/2000
|
|
Title:
|
PROGRAMMABLE GENERIC READ CHANNEL CONTROL DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09587307
|
Filing Dt:
|
06/05/2000
|
|
Title:
|
MULTI-LAYER PRINTED CIRCUIT BOARD WITH DUAL IMPEDANCE SECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09595437
|
Filing Dt:
|
06/15/2000
|
|
Title:
|
Programmable analog-to-digital converter with bit conversion optimization
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09602563
|
Filing Dt:
|
06/22/2000
|
|
Title:
|
HARD DRIVE WITH FORMAT CALCULATOR FOR GENERATING SECTOR NUMBERS ON TRACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09630341
|
Filing Dt:
|
07/31/2000
|
|
Title:
|
MESSAGE SIGNALED INTERRUPT GENERATING DEVICE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
09636038
|
Filing Dt:
|
08/09/2000
|
|
Title:
|
METHODS FOR ADDRESSING EXTENDED NUMBER OF PERIPHERAL DEVICES OVER PERIPHERAL BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
09680918
|
Filing Dt:
|
10/06/2000
|
|
Title:
|
DUAL MODE CLOCK ALIGNMENT AND DISTRIBUTION DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
09842750
|
Filing Dt:
|
04/25/2001
|
|
Title:
|
METHOD AND STRUCTURE FOR AUTOMATIC SCSI COMMAND DELIVERY USING THE PACKETIZED SCSI PROTOCOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
09972600
|
Filing Dt:
|
10/05/2001
|
|
Title:
|
COMPACT DISC PACKAGE SYSTEM AND METHODS FOR PACKAGING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
10006308
|
Filing Dt:
|
12/06/2001
|
|
Title:
|
METHOD AND APPARATUS FOR A SECURE COMPUTING ENVIRONMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
10121485
|
Filing Dt:
|
04/12/2002
|
|
Title:
|
PRECOMP CUTBACK DIFFERENTIAL DRIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10141147
|
Filing Dt:
|
05/07/2002
|
|
Title:
|
METHODS FOR CONGESTION MITIGATION IN INFINIBAND
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
10209494
|
Filing Dt:
|
07/30/2002
|
|
Title:
|
APPARATUS AND METHOD FOR PROGRAMMABLE DUAL STAGE DIGITAL FILTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2005
|
Application #:
|
10209552
|
Filing Dt:
|
07/30/2002
|
|
Title:
|
METHOD AND APPARATUS FOR A PROGRAMMABLE DESKEW CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
10215069
|
Filing Dt:
|
08/07/2002
|
|
Title:
|
METHOD TO TRANSMIT BITS OF DATA OVER A BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
10218313
|
Filing Dt:
|
08/13/2002
|
|
Title:
|
METHOD AND APPARATUS FOR DATA BIT ALIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10645729
|
Filing Dt:
|
08/20/2003
|
|
Title:
|
METHOD AND APPARATUS FOR ACCELERATING TEST CASE DEVELOPMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2008
|
Application #:
|
10726427
|
Filing Dt:
|
12/02/2003
|
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR ALIGNING OPERANDS FOR A PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
10758070
|
Filing Dt:
|
01/14/2004
|
|
Title:
|
SYSTEM AND METHOD FOR AUTOMATIC EXTRACTION OF TESTING INFORMATION FROM A FUNCTIONAL SPECIFICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
10839931
|
Filing Dt:
|
05/05/2004
|
|
Title:
|
SYSTEM AND METHOD FOR INTERCONNECTING DOWNSTREAM USB PORTS USING LIMITED POWER DURING UNCONFIGURED STATE
|
|
