Total properties:
645
Page
4
of
7
Pages:
1 2 3 4 5 6 7
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/1997
|
Application #:
|
08691396
|
Filing Dt:
|
08/02/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY EMPLOYING A BLOCK-WRITE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/1997
|
Application #:
|
08697604
|
Filing Dt:
|
08/27/1996
|
|
Title:
|
SURFACE MOUNT SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08701231
|
Filing Dt:
|
08/21/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH SWITCHING CIRCUIT FOR CONTROLLING INTERNAL ADDRESSES IN PARALLEL TEST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08701879
|
Filing Dt:
|
08/23/1996
|
|
Title:
|
SYNCRONOUS DYNAMIC SEMICONDUCTOR MEMORY DEVICE USING PIPELINED MULTI-BIT PREFETCH ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
08705270
|
Filing Dt:
|
08/29/1996
|
|
Title:
|
LEVEL SHIFTER CAPABLE OF STABLY PRODUCING A LEVEL SHIFTED VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/1997
|
Application #:
|
08705418
|
Filing Dt:
|
08/29/1996
|
|
Title:
|
DEFECT RELIEF DECISION CIRCUIT WITH DUAL-FUSED CLOCKED INVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1998
|
Application #:
|
08705840
|
Filing Dt:
|
08/30/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH REDUCED ASPECT RATIO CONTACT HOLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08712875
|
Filing Dt:
|
09/12/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING EXTENDED MARGIN IN LATCHING INPUT SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/1999
|
Application #:
|
08718227
|
Filing Dt:
|
09/20/1996
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE EQUIPPED WITH PROTECTIVE SYSTEM FOR DIRECTLY DISCHARGING SURGE VOLTAGE FROM PAD TO DISCHARGE LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08718266
|
Filing Dt:
|
09/20/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD FOR IMPROVED VOLTAGE RESISTANCE BETWEEN AN N-WELL AND N-TYPE DIFFUSION LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/1998
|
Application #:
|
08719880
|
Filing Dt:
|
09/25/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE CAPABLE OF STORING HIGH POTENTIAL LEVEL OF DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/1997
|
Application #:
|
08730273
|
Filing Dt:
|
10/15/1996
|
|
Title:
|
MOS FIELD EFFECT TRANSISTOR IN A DYNAMIC RANDOM ACCESS MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1998
|
Application #:
|
08736402
|
Filing Dt:
|
10/24/1996
|
|
Title:
|
A SEMICONDUCTOR MEMORY DEVICE TEST CIRCUIT HAVING AN IMPROVED COMPARE SIGNAL GENERATOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08741285
|
Filing Dt:
|
10/30/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/1999
|
Application #:
|
08745821
|
Filing Dt:
|
11/12/1996
|
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY HAVING A WRITE EXECUTION TIME DEPENDENT UPON A CYCLE TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08748495
|
Filing Dt:
|
11/08/1996
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1998
|
Application #:
|
08748838
|
Filing Dt:
|
11/14/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08749855
|
Filing Dt:
|
11/15/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING DUMMY WIRING CONDUCTORS FOR SUPPRESSING HEAT-TREATMENT-INDUCED SHIFITNG
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08751729
|
Filing Dt:
|
11/18/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING REDUNDANCY CONTROLLING CIRCUIT FOR SELECTIVELY CONNECTING SIGNAL PATHS TO PIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08754368
|
Filing Dt:
|
11/22/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING BLOCK WRITE FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08755410
|
Filing Dt:
|
11/22/1996
|
|
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY HAVING A MEMORY CELL ARRAY DIVIDED INTO MEMORY CELL GROUPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08756518
|
Filing Dt:
|
11/26/1996
|
|
Title:
|
MEMORY DEVICE USING BLOCK WRITE MODE, SIMULTANEOUS COLUMN WRITES WITH COLUMN ADDRESS SELECTION CIRCUIT AND SEGMENT START/STOP ADDRESS LATCHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
08758258
|
Filing Dt:
|
11/27/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/1998
|
Application #:
|
08761823
|
Filing Dt:
|
12/06/1996
|
|
Title:
|
METHOD OF FABRICATING A SEMICONDUCTOR MEMORY HAVING AN ADDRESS DECODER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/1999
|
Application #:
|
08763513
|
Filing Dt:
|
12/11/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08764105
|
Filing Dt:
|
12/06/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING LDD STRUCTURE WITH POCKET ON DRAIN SIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1998
|
Application #:
|
08769181
|
Filing Dt:
|
12/18/1996
|
|
Title:
|
MEMORY CIRCUIT SEQUENTIALLY ACCESSIBLE BY ARBITRARY ADDRESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08773615
|
Filing Dt:
|
12/30/1996
|
|
Title:
|
PHOTORESIST CHECK PATTERNS IN HIGHLY INTEGRATED CIRCUITS HAVING MULTI-LEVEL INTERCONNECT LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08782945
|
Filing Dt:
|
01/13/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING MULTILEVEL WIRING WITH IMPRORED PLANARITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/1998
|
Application #:
|
08784783
|
Filing Dt:
|
01/16/1997
|
|
Title:
|
DATA OUTPUT CONTROL CIRCUIT OF SEMICONDUCTOR MEMORY DEVICE HAVING PIPELINE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08788077
|
Filing Dt:
|
01/22/1997
|
|
Title:
|
SERIAL ACCESS MEMORY DEVICE INCLUDING MEMORY SECTIONS HAVING DIFFERENT LATENCIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08788249
|
Filing Dt:
|
01/27/1997
|
|
Title:
|
SINGLE-CHIP MEMORY SYSTEM HAVING A REDUNDANCY JUDGING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/1997
|
Application #:
|
08790626
|
Filing Dt:
|
01/29/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08790800
|
Filing Dt:
|
01/30/1997
|
|
Title:
|
DATA TRANSFER SYSTEM FOR AN INTEGRATED CIRCUIT, CAPABLE OF SHORTENING A DATA TRANSFER CYCLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08791034
|
Filing Dt:
|
01/29/1997
|
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08797340
|
Filing Dt:
|
02/10/1997
|
|
Title:
|
METHOD OF FABRICATING SEMICONDUCTOR DEVICE USING HALF-TONE PHASE SHIFT MASK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08803136
|
Filing Dt:
|
02/18/1997
|
|
Title:
|
SEMICONDUCTOR ELECTRICALLY ERASABLE AND WRITEABLE NON-VOLATILE MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/29/2000
|
Application #:
|
08805229
|
Filing Dt:
|
02/24/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH SIMULTANEOUSLY WRITE CAPABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08806667
|
Filing Dt:
|
02/26/1997
|
|
Title:
|
SINGLE-CHIP MEMORY SYSTEM HAVING A MULTIPLE BIT LINE STRUCTURE FOR OUTPUTTING A PLURALITY OF DATA SIMULTANEOUSLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
08813210
|
Filing Dt:
|
03/07/1997
|
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE AND METHOD OF CONTROLLING SENSING PROCESS OF SYNCHRONOUS DYNAMIC RAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08823001
|
Filing Dt:
|
03/21/1997
|
|
Title:
|
VOLTAGE MONITORING CIRCUIT CAPABLE OF REDUCING POWER DISSIPATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08823688
|
Filing Dt:
|
03/25/1997
|
|
Title:
|
SINGLE-CHIP SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY (DRAM) SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08824085
|
Filing Dt:
|
03/24/1997
|
|
Title:
|
IMPROVEMENT OF BANK SELECTION FOR SYNCHRONOUS READABLE AND WRITABLE SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08824611
|
Filing Dt:
|
03/27/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING SHORT READ TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
08827730
|
Filing Dt:
|
04/08/1997
|
|
Title:
|
METHOD AND APPARATUS FOR ADJUSTING PHASE OF INTERNAL CLOCK SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2000
|
Application #:
|
08834036
|
Filing Dt:
|
04/11/1997
|
|
Title:
|
SUBSTRATE POTENTIAL CONTROL CIRCUIT CAPABLE OF MAKING A SUBSTRATE POTENTIAL CHANGE IN RESPONSE TO A POWER-SUPPLY VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1999
|
Application #:
|
08834294
|
Filing Dt:
|
04/15/1997
|
|
Title:
|
DYNAMIC MEMORY DEVICE WITH CIRCUITS FOR SETTING SELF-REFRESHING PERIOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08837953
|
Filing Dt:
|
04/28/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY IC TESTING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08838037
|
Filing Dt:
|
04/22/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING SUBSTRATE POTENTIAL DETECTING CIRCUIT LESS DAMAGED BY STATIC CHARGE PROPAGATED THERETO THROUGH SHARED CONDUCTIVE LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08839130
|
Filing Dt:
|
04/23/1997
|
|
Title:
|
SINGLE- CHIP MEMORY SYSTEM HAVING A PAGE ACCESS MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08855535
|
Filing Dt:
|
05/13/1997
|
|
Title:
|
CONTROLLED DELAY CIRCUIT FOR USE IN SYNCHRONIZED SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
08855889
|
Filing Dt:
|
05/12/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A SMALL MEMORY CELL DRIVING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08856802
|
Filing Dt:
|
05/15/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE CAPABLE OF DECREASING AN INTERNAL VOLTAGE IN PERIOD OF ACCELERATION TEST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08857443
|
Filing Dt:
|
05/16/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING TWO OR MORE BONDING OPTION PADS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08857828
|
Filing Dt:
|
05/16/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A LATCH CIRCUIT FOR LATCHING DATA EXTERNALLY INPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1999
|
Application #:
|
08859715
|
Filing Dt:
|
05/21/1997
|
|
Title:
|
READ BUS CONTROLLING APPARATUS FOR SEMICONDUCTOR STORAGE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08871132
|
Filing Dt:
|
06/06/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING SENSE AMPLIFIER DRIVERS DISPOSED ON CENTER PORTION OF CELL ARRAY BLOCK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08876293
|
Filing Dt:
|
06/16/1997
|
|
Title:
|
REDUNDANT DECODER UTILIZING ADDRESS SIGNAL AND BURST LENGTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08879516
|
Filing Dt:
|
06/20/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE SYNCHRONOUS WITH EXTERNAL CLOCK SIGNAL FOR OUPUTTING DATA BITS THROUGH A SMALL NUMBER OF DATA LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
08880989
|
Filing Dt:
|
06/23/1997
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1999
|
Application #:
|
08883437
|
Filing Dt:
|
06/26/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING LEAD TERMINAL ON ONLY ONE SIDE OF A PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
08884262
|
Filing Dt:
|
06/27/1997
|
|
Title:
|
CAPACITOR DESIGNING METHOD OF MOS TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1998
|
Application #:
|
08884265
|
Filing Dt:
|
06/27/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08886463
|
Filing Dt:
|
07/01/1997
|
|
Title:
|
LOGICAL CIRCUIT CAPABLE OF UNIFORMIZING OUTPUT DELAYS FOR DIFFERENT INPUTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
08890943
|
Filing Dt:
|
07/10/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY AND A COLUMN REDUNDANCY DISCRIMINATION CIRCUIT APPLIED THEREIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08891196
|
Filing Dt:
|
07/10/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08892029
|
Filing Dt:
|
07/14/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY HAVING REDUNDANCY FUNCTION IN BLOCK WRITE OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08893568
|
Filing Dt:
|
07/11/1997
|
|
Title:
|
RANDOM ACCESS MEMORY WITH PLURAL SIMULTANEOUSLY OPERABLE BANKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
08895593
|
Filing Dt:
|
07/16/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE AND FABRICATION METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1999
|
Application #:
|
08896952
|
Filing Dt:
|
07/18/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE CAPABLE OF AVOIDING DAMAGE BY ESD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/1999
|
Application #:
|
08898344
|
Filing Dt:
|
07/22/1997
|
|
Title:
|
SEMICONDUCTOR PROTECTION DEVICE FORMED INSIDE A WELL HAVING CONTACT WITH A BURIED LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08901811
|
Filing Dt:
|
07/28/1997
|
|
Title:
|
HIGH SPEED LOW-POWER CONSUMPTION SEMICONDUCTOR NON-VOLATILE MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08903159
|
Filing Dt:
|
07/30/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT HAVING PROGRAMMABLE ENABLLING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2000
|
Application #:
|
08903375
|
Filing Dt:
|
07/30/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING REDUNDANT MEMORY CELL ARRAYS AND SERIALLY ACCESSING ADDRESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08904917
|
Filing Dt:
|
08/01/1997
|
|
Title:
|
SEMICONDUCTOR CIRCUIT DEVICE WITH HIGH ELECTROSTATIC BREAKDOWN ENDURANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08906336
|
Filing Dt:
|
08/05/1997
|
|
Title:
|
MOSFET FOR INPUT/OUTPUT PROTECTIVE CIRCUIT HAVING A MULTI-LAYERED CONTACT STRUCTURE WITH MULTIPLE CONTACT HOLES ON A SINGLE DIFFUSION LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1998
|
Application #:
|
08906824
|
Filing Dt:
|
08/06/1997
|
|
Title:
|
TEST MODE POWER CIRCUIT FOR INTEGRATED-CIRCUITS CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08907946
|
Filing Dt:
|
08/11/1997
|
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY HAVING A REDUCED NUMBER OF REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08908058
|
Filing Dt:
|
08/11/1997
|
|
Title:
|
METHOD OF PREPROGRAMMING BEFORE VERIFYING IN NON-VOLATILE MEMORY DEVICE AND APPARATUS FOR THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
08908517
|
Filing Dt:
|
08/07/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH HIGH SPEED READ-MODIFY-WRITE FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1998
|
Application #:
|
08908709
|
Filing Dt:
|
08/08/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING REDUNDANT DECODER WITH SUBTANTIALLY CONSTANT MARGIN REGARDLESS OF POWER VOLTAGE LEVEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08908710
|
Filing Dt:
|
08/08/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A BIT COMPRESSED TEST MODE AND A CHECK MODE SELECTING SECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08914236
|
Filing Dt:
|
08/20/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH BOOT-STRAP OUTPUT CIRCUIT AND CLAMPING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
08916061
|
Filing Dt:
|
08/21/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A MULTI-WALL CYLINDRICAL CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08916280
|
Filing Dt:
|
08/22/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
08920905
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
SEMICONDUCTOR PELLET HAVING PLURAL CHIPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08921329
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1998
|
Application #:
|
08922665
|
Filing Dt:
|
09/03/1997
|
|
Title:
|
GUIDANCE SYSTEM FOR AUTOMATED GUIDED VEHICLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
08929887
|
Filing Dt:
|
09/15/1997
|
|
Title:
|
SERIAL BUS CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
08932178
|
Filing Dt:
|
09/17/1997
|
|
Title:
|
DECODE CIRCUIT FOR USE IN SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08936605
|
Filing Dt:
|
09/24/1997
|
|
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08940763
|
Filing Dt:
|
09/30/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING AN INSULATED GATE FIELD EFFECT TRANSISTOR AND A W ELL SPACED FROM THE CANANNEL REGION OF THE INSULATED GATE FIELD EFFECT TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
08940957
|
Filing Dt:
|
10/08/1997
|
|
Title:
|
STATIC RAM HAVING CELL TRANSISTORS WITH LONGER GATE ELECTRODES THAN TRANSISTORS IN THE PERIPHERY OF THE CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
08942299
|
Filing Dt:
|
10/01/1997
|
|
Title:
|
SINGLE -CHIP DYNAMIC RANDOM ACCESS MEMORY (DRAM) SYSTEM AND METHOD FOR OPERATING THE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08946355
|
Filing Dt:
|
10/07/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08951412
|
Filing Dt:
|
10/16/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE EQUIPPED WITH ELECTROSTATIC BREAKDOWN PROTECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
08954098
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE WITH RESTORING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08956369
|
Filing Dt:
|
10/23/1997
|
|
Title:
|
SINGLE-CHIP MEMORY SYSTEM AND METHOD FOR OPERATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/1999
|
Application #:
|
08956681
|
Filing Dt:
|
10/23/1997
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE HAVING A PEAK CONCENTRATION THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/1998
|
Application #:
|
08957582
|
Filing Dt:
|
10/24/1997
|
|
Title:
|
STATIC SEMICONDUCTOR MEMORY DEVICE WITH PRECHARGING CIRCUITS HAVING SIMILAR CONFIGURATION OF MEMORY CELLS
|
|
