Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 011847/0604 | |
| Pages: | 3 |
| | Recorded: | 05/29/2001 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09747497
|
Filing Dt:
|
12/22/2000
|
|
Publication #:
|
|
Pub Dt:
|
08/01/2002
| | | | |
|
Title:
|
CORRECTION OF OVERLAY OFFSET BETWEEN INSPECTION LAYERS IN INTEGRATED CIRCUITS
|
|
|
Assignee
|
|
|
|
|
| 2033 GATEWAY PLACE, SUITE 400 |
| SAN JOSE, CALIFORNIA 95110 |
|
|
Correspondence name and address
|
| |
SIERRA PATENT GROUP, LTD.
|
| |
KENNETH D'ALESSANDRO
|
| |
P.O. BOX 6149
|
| |
STATELINE, NV 89449
|
Search Results as of:
06/18/2024 01:28 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
