Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 055106/0610 | |
| Pages: | 4 |
| | Recorded: | 01/25/2021 | | |
| Attorney Dkt #: | PCUS210002~5 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
4
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11056961
|
Filing Dt:
|
02/11/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
|
Title:
|
SCALABLE RECONFIGURABLE PROTOTYPING SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
13161061
|
Filing Dt:
|
06/15/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/15/2012
| | | | |
|
Title:
|
LOGIC VERIFICATION MODULE APPARATUS TO SERVE AS A HYPER PROTOTYPE FOR DEBUGGING AN ELECTRONIC DESIGN THAT EXCEEDS THE CAPACITY OF A SINGLE FPGA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13543854
|
Filing Dt:
|
07/08/2012
|
|
Publication #:
|
|
Pub Dt:
|
07/11/2013
| | | | |
|
Title:
|
VERIFICATION MODULE APPARATUS TO SERVE AS A PROTOTYPE FOR FUNCTIONALLY DEBUGGING AN ELECTRONIC DESIGN THAT EXCEEDS THE CAPACITY OF A SINGLE FPGA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
13714392
|
Filing Dt:
|
12/13/2012
|
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
|
Title:
|
Verification module apparatus for debugging software and timing of an embedded processor design that exceeds the capacity of a single FPGA
|
|
|
Assignee
|
|
|
|
|
| ROOM 27, 6TH FLOOR, NO. 29&30, LANE 1775, |
| QIUSHAN ROAD, SHANGHAI LIN-GANG SPECIAL AREA, |
| SHANGHAI, CHINA |
|
|
Correspondence name and address
|
| |
BEST INT'L PATENT & TRADEMARK OFFICE (USA)
|
| |
P.O. BOX 230970
|
| |
CENTREVILLE, VA 20120
|
Search Results as of:
06/07/2024 10:29 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
